

FORM PTO-1390
(REV. 11-2000)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

TRANSMITTAL LETTER TO THE UNITED STATES
DESIGNATED/ELECTED OFFICE (DO/EO/US)
CONCERNING A FILING UNDER 35 U.S.C. 371

ATTORNEY'S DOCKET NUMBER

CH919980049US1

U.S. APPLICATION NO. (If known, see 37 CFR 1.5)

09/913723

INTERNATIONAL APPLICATION NO.
PCT/IB00/00043

INTERNATIONAL FILING DATE
January 17, 2000

PRIORITY DATE CLAIMED
February 19, 1999

TITLE OF INVENTION

MICROELECTRONIC DEVICE FOR STORING INFORMATION AND METHOD THEREOF

APPLICANT(S) FOR DO/EO/US

Armin Beck, Georg Bednorz, Christoph Gerber and Christoph P. Rossel

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☒ This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include items (5), (6), (9) and (21) indicated below.
4. ☐ The US has been elected by the expiration of 19 months from the priority date (Article 31).
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
 - a. ☒ is attached hereto (required only if not communicated by the International Bureau).
 - b. ☐ has been communicated by the International Bureau.
 - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).
6. ☐ An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)).
 - a. ☐ is attached hereto.
 - b. ☐ has been previously submitted under 35 U.S.C. 154(d)(4).
7. ☒ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
 - a. ☒ are attached hereto (required only if not communicated by the International Bureau).
 - b. ☐ have been communicated by the International Bureau.
 - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
 - d. ☐ have not been made and will not be made.
8. ☐ An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☒ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☒ An English language translation of the annexes of the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).

Items 11 to 20 below concern document(s) or information included:

11. ☐ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☐ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☒ A **FIRST** preliminary amendment.
14. ☐ A **SECOND** or **SUBSEQUENT** preliminary amendment.
15. ☒ A substitute specification.
16. ☐ A change of power of attorney and/or address letter.
17. ☐ A computer-readable form of the sequence listing in accordance with PCT Rule 13ter 2 and 35 U.S.C. 1.821 - 1.825
18. ☐ A second copy of the published international application under 35 U.S.C. 154(d)(4).
19. ☐ A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4)
20. ☒ Other items or information:
International Preliminary Examination Report

U.S. APPLICATION NO. (If known, see 37 CFR 1.53) 09/913723		INTERNATIONAL APPLICATION NO.		ATTORNEY'S DOCKET NUMBER	
--	--	-------------------------------	--	--------------------------	--

21. ☒ The following fees are submitted:

BASIC NATIONAL FEE (37 CFR 1.492 (a) (1) - (5)):

Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO. \$1000.00

International preliminary examination fee (37 CFR 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO \$860.00

International preliminary examination fee (37 CFR 1.482) not paid to USPTO but international search fee (37 CFR 1.445(a)(2)) paid to USPTO \$710.00

International preliminary examination fee (37 CFR 1.482) paid to USPTO but all claims did not satisfy provisions of PCT Article 33(1)-(4) \$690.00

International preliminary examination fee (37 CFR 1.482) paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4) \$100.00

ENTER APPROPRIATE BASIC FEE AMOUNT =

Surcharge of \$130.00 for furnishing the oath or declaration later than ☐ 20 ☐ 30 months from the earliest claimed priority date (37 CFR 1.492(e)).

CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE	\$	
Total claims	27 - 20 =	7	x \$18.00	\$ 126.	00
Independent claims	6 - 3 =	3	x \$80.00	\$ 240.	00
MULTIPLE DEPENDENT CLAIM(S) (if applicable)			+ \$270.00	\$	
TOTAL OF ABOVE CALCULATIONS =				\$ 1226.	00

☐ Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above are reduced by 1/2. + \$

SUBTOTAL = \$

Processing fee of \$130.00 for furnishing the English translation later than ☐ 20 ☐ 30 months from the earliest claimed priority date (37 CFR 1.492(f)). \$

TOTAL NATIONAL FEE = \$ 1226. 00

Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property + \$

TOTAL FEES ENCLOSED = \$

	Amount to be refunded:	\$
	charged:	\$1226.00

a. ☐ A check in the amount of \$ _____ to cover the above fees is enclosed.


b. ☒ Please charge my Deposit Account No. 09-0468 in the amount of \$ 1226.00 to cover the above fees. A duplicate copy of this sheet is enclosed.

c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 09-0468. A duplicate copy of this sheet is enclosed

d. ☐ Fees are to be charged to a credit card. **WARNING:** Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137 (a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO


 SIGNATURE
 Derek S. Jennings
 NAME
 41,473
 REGISTRATION NUMBER

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of Applicants:

Date: August 17, 2001

Beck et al.

Group Art Unit:

Serial No.: Unknown

Examiner: Unknown

Filed: Unknown

Docket No.: CH919980049US1

For: MICROELECTRONIC DEVICE FOR STORING INFORMATION AND METHOD THEREOF

Assistant Commissioner for Patents
BOX PCT
Washington, D. C. 20231

PRELIMINARY AMENDMENT

Please cancel substitute claims 1-26 and add the following new claims 27-53:

--27(new). A microelectronic device for storing digital information, the device having a switchable ohmic resistance between electrodes, which said ohmic resistance is reversibly switchable between different states in response to application of different voltage pulses to the electrodes, each different state corresponding to a different value of stored information; wherein the ohmic resistance is formed from a substance comprising components A_x , B_y , and oxygen O_z , in which:

said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium;

said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and

said substance comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%.

28. (new) The microelectronic device according to claim 27, wherein the ohmic resistance is switchable between at least a first state of the different states and a second state of the different states by applying to the electrodes a first voltage pulse of the different voltage pulses for switching from said second state to said first state or a second voltage pulse of the different voltage pulses for switching from said first state to said second state.

29. (new) The microelectronic device according to claim 28, wherein the ohmic resistance in the first state is higher than in the second state and wherein the first voltage pulse of the different voltage pulses for switching to said first state has an opposite sign to the second pulse of the different voltage pulses for switching to said second state.

30. (new) The microelectronic device according to claim 27, wherein each of the different states is obtainable by an erase pulse for switching the ohmic resistance in the region to a high ohmic state of the different states or by providing at least one write pulse for switching from said high ohmic state to a lower ohmic state of the different states.

31. (new) The microelectronic device according to claim 30, wherein the erase pulse has different amplitudes for switching to one of the lower ohmic states .

32. (new) The microelectronic device according to claim 27, wherein the different states are readable by a read voltage smaller in magnitude than the different voltage pulses applied for switching to the different states.

33. (new) The microelectronic device according to claim 27 being usable as a capacitor-like structure, wherein the ohmic resistance represents a dielectric.

34. (new) The microelectronic device according to claim 27, whereby a specific ohmic resistance related to one of the different states remains after one of the different voltage pulses that leads to said specific ohmic resistance has been applied to the electrodes.

35. (new) The microelectronic device according to claim 27, wherein said store digital information is representable by different values in ohmic resistance of a region, thereby preferably storing two or more bits as digital information.

36. (new) The microelectronic device according to claim 27, in which the combinations of indices x , y and z of the substance are definable by

$x = n + 2$, $y = n + 1$, $z = 3n + 4$, with $n = 0, 1, 2, 3$; or

$x = n + 1$, $y = n + 1$, $z = 3n + 5$, with $n = 1, 2, 3, 4$.

37. (new) The microelectronic device according to claim 27, in which the combinations of indices x , y and z of the substance are definable by either of:

$x = 1$, $y = 1$, $z = 1$, and one of the indices x or y being 0; or

$x = n$, $y = n$, $z = n + 1$, with $n = 1$ or 2 and one of the indices x or y being 0; or

$x = n$, $y = n$, $z = 2n + 1$, with $n = 2$ and one of the indices x or y being 0.

38. (new) The microelectronic device according to claim 27, in which the combinations of indices x , y and z of the substance are definable by

$x = n$, $y = n$, $z = 3n$, with $n = 1$, or 2, or 3; or

$x = n + 1$, $y = n$, $z = 4n + 1$, with $n = 1$, or 2.

39. (new) The microelectronic device according to claim 27, comprising a dopant of Chromium or Vanadium at an amount larger than 0% and smaller than 5%, preferably about 0.2%.

40. (new) The microelectronic device according to claim 27, wherein at least one of the components A_x or B_y of the substance comprises a combination of elements out of one group or out of several of the corresponding groups of A, and B, respectively.

41. (new) The microelectronic device according to claim 37, wherein the substance is present in the form of a superlattice made by a combination of structural unit cells and/or sub-unit cells.

42. (new) The microelectronic device according to claim 36, wherein the substance is present in the form of a superlattice made by a combination of structural unit cells and/or sub-unit cells having each a different n , said structural unit cells and/or sub-unit cells being each a member of a corresponding homologous series.

43. (new) The microelectronic device according to claim 38, wherein the substance is present in the form of a superlattice made by a combination of structural unit cells and/or sub-unit cells having each a different n , said structural unit cells and/or sub-unit cells being each a member of a corresponding homologous series.

44. (new) A memory cell arrangement comprising a microelectronic device, said microelectronic device having a switchable ohmic resistance between electrodes, which said ohmic resistance is reversibly switchable between different states in response to application of different voltage pulses to the electrodes, each different state corresponding to a different value of stored information; wherein the ohmic resistance is formed from a substance comprising components A_x , B_y , and oxygen O_z , in which:

said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium;

said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and

said substance comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%.

45. (new) A semiconductor device comprising a microelectronic device, said microelectronic device having a switchable ohmic resistance between electrodes, which said ohmic resistance is reversibly switchable between different states in response to application of different voltage pulses to the electrodes, each different state corresponding to a different value of stored information; wherein the ohmic resistance is formed from a substance comprising components A_x , B_y , and oxygen O_z , in which:

said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium;

said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and

said substance comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%.

46. (new) A method for writing information into a memory cell arrangement, said memory cell arrangement comprising a microelectronic device having a switchable ohmic resistance between electrodes, which said ohmic resistance is reversibly switchable between different states in response to application of different voltage pulses to the electrodes, each different state corresponding to a different value of stored information; wherein the ohmic resistance is formed from a substance comprising components A_x , B_y , and oxygen O_z , in which: said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium; said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and said substance comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%; wherein the method

comprising the step of:

applying one voltage pulse of the different voltage pulses to the electrodes of said memory cell arrangement for writing information into it.

47. (new) The method according to claim 46, further comprising the step of switching the ohmic resistance in the region between at least a first state of the different states and a second state of the different states by applying to the electrodes a first voltage pulse of the different voltage pulses for switching from said second state to said first state or a second voltage pulse of the different voltage pulses for switching from said first state to said second state.

48. (new) The method according to claim 47, further comprising the steps of providing an ohmic resistance in the first state higher than an ohmic resistance in the second state and providing the first voltage pulse for switching to said first state with an opposite polarity to the second voltage pulse for switching to said second state.

49. (new) The method according to claim 46, further comprising the step of obtaining each of the different states by providing an erase pulse for switching the ohmic resistance to a high ohmic state of the different states or by providing at least one write pulse for switching from said high ohmic state to a lower ohmic state of the different states.

50. (new) The method according to claim 49, further comprising the step of providing an erase pulse with different amplitudes for switching to one of the lower ohmic states.

51. (new) A method for reading information out of a memory cell arrangement, said memory cell arrangement comprising a microelectronic device having a switchable ohmic resistance between electrodes, which said ohmic resistance is reversibly switchable between different states in response to application of different voltage pulses to the electrodes, each different state corresponding to a different value of stored

information; wherein the ohmic resistance is formed from a substance comprising components A_x , B_y , and oxygen O_z , in which: said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium; said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and said substance comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%; wherein the method comprising the steps of:

applying a read voltage to said memory cell arrangement and

associating with this information a value of current flowing through said memory cell arrangement; or

applying a current pulse to said memory cell arrangement and

associating with this information a value of voltage appearing between the electrodes of said memory cell arrangement.

52. (new) Use of a substance for storing digital information, the substance comprising components A_x , B_y , and oxygen O_z , for making a switchable ohmic resistance within a capacitor-like structure, in which:

said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium;

said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and

said substance comprises a dopant of one of or a combination of different transition

metals, the total dopant amount being larger than 0% and smaller than 5%.

53. (new) Use of a substance according to claim 52, wherein the combinations of indices x, y and z are defined by

$x = n + 2$, $y = n + 1$, $z = 3n + 4$, with $n = 0, 1, 2, 3$; or

$x = n + 1$, $y = n + 1$, $z = 3n + 5$, with $n = 1, 2, 3, 4$; or

being defined by either of:

$x = 1$, $y = 1$, $z = 1$, and one of the indices x or y being 0, or

$x = n$, $y = n$, $z = n + 1$, with $n = 1$ or 2 and one of the indices x or y being 0, or

$x = n$, $y = n$, $z = 2n + 1$, with $n = 2$ and one of the indices x or y being 0; or

being defined by

$x = n$, $y = n$, $z = 3n$, with $n = 1$, or 2, or 3; or

$x = n + 1$, $y = n$, $z = 4n + 1$, with $n = 1$, or 2.--

REMARKS


New claims 27-52 are original claims 1-26 re-written to place them in better form for examination. No new matter has been added.

Attached hereto is a marked-up copy of the new claims 27-53 and how they compare to cancelled claims 1-26.

Further attached hereto are clean copies of new claims 27-53.

Please charge any fee necessary to enter this paper and any previous paper to deposit account 09-0468.

Respectfully submitted,

By: 
Derek S. Jennings
Registered Patent Agent / Patent Engineer
Reg. No. 41,473

IBM Corporation
Intellectual Property Law Department
P. O. Box 218
Yorktown Heights, New York 10598
Telephone No.: (914) 945-2144

27. A microelectronic device for storing digital information, the device having a switchable ohmic resistance between electrodes, which said ohmic resistance is reversibly switchable between different states in response to application of different voltage pulses to the electrodes, each different state corresponding to a different value of stored information; wherein the ohmic resistance is formed from a substance comprising components A_x , B_y , and oxygen O_z , in which:

said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium;

said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and

said substance comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%.

28. The microelectronic device according to claim 27, wherein the ohmic resistance is switchable between at least a first state of the different states and a second state of the different states by applying to the electrodes a first voltage pulse of the different voltage pulses for switching from said second state to said first state or a second voltage pulse of the different voltage pulses for switching from said first state to said second state.

29. The microelectronic device according to claim 28, wherein the ohmic resistance in the first state is higher than in the second state and wherein the first voltage pulse of the different voltage pulses for switching to said first state has an opposite sign to the second pulse of the different voltage pulses for switching to said second state.

30. The microelectronic device according to claim 27, wherein each of the different states is obtainable by an erase pulse for switching the ohmic resistance in the region to

a high ohmic state of the different states or by providing at least one write pulse for switching from said high ohmic state to a lower ohmic state of the different states.

31. The microelectronic device according to claim 30, wherein the erase pulse has different amplitudes for switching to one of the lower ohmic states .

32. The microelectronic device according to claim 27, wherein the different states are readable by a read voltage smaller in magnitude than the different voltage pulses applied for switching to the different states.

33. The microelectronic device according to claim 27 being usable as a capacitor-like structure, wherein the ohmic resistance represents a dielectric.

34. The microelectronic device according to claim 27, whereby a specific ohmic resistance related to one of the different states remains after one of the different voltage pulses that leads to said specific ohmic resistance has been applied to the electrodes.

35. The microelectronic device according to claim 27, wherein said store digital information is representable by different values in ohmic resistance of a region, thereby preferably storing two or more bits as digital information.

36. The microelectronic device according to claim 27, in which the combinations of indices x, y and z of the substance are definable by

$x = n + 2, y = n + 1, z = 3n + 4$, with $n = 0, 1, 2, 3$; or

$x = n + 1, y = n + 1, z = 3n + 5$, with $n = 1, 2, 3, 4$.

37. The microelectronic device according to claim 27, in which the combinations of indices x, y and z of the substance are definable by either of:

$x = 1, y = 1, z = 1$, and one of the indices x or y being 0; or

$x = n, y = n, z = n + 1$, with $n = 1$ or 2 and one of the indices x or y being 0; or

$x = n, y = n, z = 2n + 1$, with $n = 2$ and one of the indices x or y being 0.

38. The microelectronic device according to claim 27, in which the combinations of indices x, y and z of the substance are definable by

$x = n, y = n, z = 3n$, with $n = 1$, or 2, or 3; or

$x = n + 1, y = n, z = 4n + 1$, with $n = 1$, or 2.

39. The microelectronic device according to claim 27, comprising a dopant of Chromium or Vanadium at an amount larger than 0% and smaller than 5%, preferably about 0.2%.

40. The microelectronic device according to claim 27, wherein at least one of the components A_x or B_y of the substance comprises a combination of elements out of one group or out of several of the corresponding groups of A, and B, respectively.

41. The microelectronic device according to claim 37, wherein the substance is present in the form of a superlattice made by a combination of structural unit cells and/or sub-unit cells.

42. The microelectronic device according to claim 36, wherein the substance is present in the form of a superlattice made by a combination of structural unit cells and/or sub-unit cells having each a different n, said structural unit cells and/or sub-unit cells being each a member of a corresponding homologous series.

43. The microelectronic device according to claim 38, wherein the substance is present in the form of a superlattice made by a combination of structural unit cells and/or sub-unit cells having each a different n, said structural unit cells and/or sub-unit cells being each a member of a corresponding homologous series.

44. A memory cell arrangement comprising a microelectronic device, said microelectronic device having a switchable ohmic resistance between electrodes, which said ohmic resistance is reversibly switchable between different states in response to

application of different voltage pulses to the electrodes, each different state corresponding to a different value of stored information; wherein the ohmic resistance is formed from a substance comprising components A_x , B_y , and oxygen O_z , in which:

said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium;

said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and

said substance comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%.

45. A semiconductor device comprising a microelectronic device, said microelectronic device having a switchable ohmic resistance between electrodes, which said ohmic resistance is reversibly switchable between different states in response to application of different voltage pulses to the electrodes, each different state corresponding to a different value of stored information; wherein the ohmic resistance is formed from a substance comprising components A_x , B_y , and oxygen O_z , in which:

said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium;

said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and

said substance comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%.

46. A method for writing information into a memory cell arrangement, said memory cell arrangement comprising a microelectronic device having a switchable ohmic

resistance between electrodes, which said ohmic resistance is reversibly switchable between different states in response to application of different voltage pulses to the electrodes, each different state corresponding to a different value of stored information; wherein the ohmic resistance is formed from a substance comprising components A_x , B_y , and oxygen O_z , in which: said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium; said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and said substance comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%; wherein the method comprising the step of:

applying one voltage pulse of the different voltage pulses to the electrodes of said memory cell arrangement for writing information into it.

47. The method according to claim 46, further comprising the step of switching the ohmic resistance in the region between at least a first state of the different states and a second state of the different states by applying to the electrodes a first voltage pulse of the different voltage pulses for switching from said second state to said first state or a second voltage pulse of the different voltage pulses for switching from said first state to said second state.

48. The method according to claim 47, further comprising the steps of providing an ohmic resistance in the first state higher than an ohmic resistance in the second state and providing the first voltage pulse for switching to said first state with an opposite polarity to the second voltage pulse for switching to said second state.

49. The method according to claim 46, further comprising the step of obtaining each of the different states by providing an erase pulse for switching the ohmic resistance to a high ohmic state of the different states or by providing at least one write pulse for switching from said high ohmic state to a lower ohmic state of the different states.

50. The method according to claim 49, further comprising the step of providing an erase pulse with different amplitudes for switching to one of the lower ohmic states.

51. A method for reading information out of a memory cell arrangement, said memory cell arrangement comprising a microelectronic device having a switchable ohmic resistance between electrodes, which said ohmic resistance is reversibly switchable between different states in response to application of different voltage pulses to the electrodes, each different state corresponding to a different value of stored information; wherein the ohmic resistance is formed from a substance comprising components A_x , B_y , and oxygen O_z , in which: said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium; said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and said substance comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%; wherein the method comprising the steps of:

applying a read voltage to said memory cell arrangement and

associating with this information a value of current flowing through said memory cell arrangement; or

applying a current pulse to said memory cell arrangement and

associating with this information a value of voltage appearing between the electrodes of said memory cell arrangement.

52. Use of a substance for storing digital information, the substance comprising components A_x , B_y , and oxygen O_z , for making a switchable ohmic resistance within a capacitor-like structure, in which:

said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium;

said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and

said substance comprises a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%.

53. Use of a substance according to claim 52, wherein the combinations of indices x, y and z are defined by

$x = n + 2$, $y = n + 1$, $z = 3n + 4$, with $n = 0, 1, 2, 3$; or

$x = n + 1$, $y = n + 1$, $z = 3n + 5$, with $n = 1, 2, 3, 4$; or

being defined by either of:

$x = 1$, $y = 1$, $z = 1$, and one of the indices x or y being 0, or

$x = n$, $y = n$, $z = n + 1$, with $n = 1$ or 2 and one of the indices x or y being 0, or

$x = n$, $y = n$, $z = 2n + 1$, with $n = 2$ and one of the indices x or y being 0; or

being defined by

$x = n$, $y = n$, $z = 3n$, with $n = 1$, or 2, or 3; or

$x = n + 1$, $y = n$, $z = 4n + 1$, with $n = 1$, or 2.

1,27. A microelectronic device having a region (14) between electrodes (12, 16) with for storing digital information, the device having a switchable ohmic resistance, wherein the resistance between electrodes, which said ohmic resistance in said region (14) is reversibly switchable between different states (1, 2, 3, 4) by applying in response to application of different voltage pulses (5, 5.1, 6, 6.1, 7, 8) leading to said different states (1, 2, 3, 4) and to the electrodes, each different state wherein said region (14) is made of corresponding to a different value of stored information; wherein the ohmic resistance is formed from a substance comprising components A_x, B_y, and oxygen O_z, in which substance which:

——said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium, Yttrium;

said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA, and VA; and

said substance comprises comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%, 5%.

28. The microelectronic device according to claim 1,27, wherein the ohmic resistance in the region (14) is switchable between at least a first state (1) of the different states and a second state (2) of the different states by applying to the electrodes (12, 16) a first voltage pulse (5.1) of the different voltage pulses for switching from said second state (2) to said first state (1) or a second voltage pulse (6.1) of the different voltage pulses for switching from said first state (1) to said second state (2).

~~3.29.~~ The microelectronic device according to claim ~~28~~, wherein the ohmic resistance in the first state~~(1)~~ is higher than in the second state~~(2)~~ and wherein the first voltage pulse~~(5.1)~~ of the different voltage pulses for switching to said first state~~(1)~~ has an opposite sign to the second pulse~~(6.1)~~ of the different voltage pulses for switching to said second state~~(2)~~.

~~4.30.~~ The microelectronic device according to claim ~~1,27~~, wherein each of the different states~~(1, 2, 3, 4)~~ is obtainable by an erase pulse~~(5)~~ for switching the ohmic resistance in the region~~(14)~~ to a high ohmic state~~(1)~~ of the different states and/or by providing at least one write pulse~~(6, 7, 8)~~ for switching from said high ohmic state~~(1)~~ to a lower ohmic state~~(2, 3, 4)~~ of the different states.

~~31.~~ The microelectronic device according to claim 30, wherein the erase pulse has different amplitudes for switching to one of the lower ohmic states .

~~5. The microelectronic device according to claim 4, wherein the erase pulse (5) has different amplitudes for switching to one of the lower ohmic states (2, 3, 4).~~

~~6. The microelectronic device according to one of claims 1 to 4.~~ 32. The microelectronic device according to claim 27, wherein the different states~~(1, 2, 3, 4)~~ are readable by a read voltage~~(9)~~ smaller in magnitude than the different voltage pulses~~(5, 5.1, 6, 6.1, 7, 8)~~ applied for switching to the different states~~(1, 2, 3, 4)~~.

~~7.33.~~ The microelectronic device according to claim ~~127~~ being usable as a capacitor-like structure, wherein the ~~region (14)~~ohmic resistance represents a dielectric.

~~8.34.~~ The microelectronic device according to claim ~~1,27~~, whereby a specific ohmic resistance~~of the region (14)~~ related to one of the different states~~(1, 2, 3, 4)~~ remains after one of the different voltage pulses~~(5, 5.1, 6, 6.1, 7, 8)~~ that leads to said specific ohmic resistance has been applied to the electrodes~~(12, 16)~~.

~~9.35.~~ The microelectronic device according to ~~one of the preceding claims being able to claim 27, wherein said store digital information that is representable by different values in ohmic resistance of the region — (14).a region,~~ thereby preferably storing two or more bits as digital information.

~~10.36.~~ The microelectronic device according to claim ~~1,27,~~ in which the combinations of indices x, y and z of the substance are definable by
by

$x = n + 2, y = n + 1, z = 3n + 4$, with $n = 0, 1, 2, 3$; or

—— $x = n + 1, y = n + 1, z = 3n + 5$, with $n = 1, 2, 3, 4$.

~~11.37.~~ The microelectronic device according to claim ~~1,27,~~ in which the combinations of indices x, y and z of the substance are definable by either of:

$x = 1, y = 1, z = 1$, and one of the indices x or y being 0; or

$x = n, y = n, z = n + 1$, with $n = 1$ or 2 and one of the indices x or y being 0; or

$x = n, y = n, z = 2n + 1$, with $n = 2$ and one of the indices x or y being 0.

~~12.38.~~ The microelectronic device according to claim ~~1,27,~~ in which the combinations of indices x, y and z of the substance are definable by

$x = n, y = n, z = 3n$, with $n = 1$, or 2, or 3; or

—— $x = n + 1, y = n, z = 4n + 1$, with $n = 1$, or 2.

~~13.39.~~ The microelectronic device according to claim ~~1,27,~~ comprising a dopant of Chromium or Vanadium at an amount larger than 0% and smaller than 5%, preferably about 0.2%.

~~14.~~ The microelectronic device according to claim ~~1,~~ wherein at least one of the components ~~A_x~~ or ~~B_y~~ of the substance comprises a combination of elements out of one group or out of several of the corresponding groups of A, and B, respectively.

~~15. The microelectronic device according to claim 11, wherein the substance is present in the form of a superlattice made by a combination of structural unit cells and/or sub-unit cells.~~

~~16. The microelectronic device according to claim 10 or 12, wherein the substance is present in the form of a superlattice made by a combination of structural unit cells and/or sub-unit cells having each a different n , said structural unit cells and/or sub-unit cells being each a member of a corresponding homologous series.~~

~~17. A memory cell arrangement comprising a microelectronic device according to one of the preceding claims 1 to 16.~~

~~18. A semiconductor device comprising a microelectronic device according to one of the preceding claims 1 to 16.~~

~~19. A method for writing information into a memory cell arrangement according to claim 17 comprising _____ the _____ step _____ of: applying one voltage pulse of the different voltage pulses (5, 6, 7, 8) to the electrodes (12, 16) of said memory cell arrangement for writing information into it.~~

~~20. The method according to claim 19, wherein the ohmic resistance in the region (14) is switched between at least a first state (1) of the different states and a second state (2) of the different states by applying to the electrodes (12, 16) a first voltage pulse (5.1) of the different voltage pulses for switching from said second state (2) to said first state (1) or a second voltage pulse (6.1) of the different voltage pulses for switching from said first state (1) to said second state (2).~~

~~21. The method according to claim 20, wherein the ohmic resistance in the first state (1) is higher than in the second state (2) and wherein the first voltage pulse (5.1) for switching to said first state (1) has an opposite sign to the second voltage pulse (6.1) for switching to said second state (2).~~

~~22. The method according to claim 19, wherein each of the different states (1, 2, 3, 4) are obtained by an erase pulse (5) for switching the ohmic resistance in the region (14) to a high ohmic state (1) of the different states and/or at least one write pulse (6, 7, 8) for switching from said high ohmic state (1) to a lower ohmic state (2, 3, 4) of the different states corresponding to said write pulse (6, 7, 8).~~

~~23. The method according to claim 22, wherein the erase pulse (5) has different amplitudes for switching to one of the lower ohmic states (2, 3, 4).~~

IBM Docket No. CH919980049US1

24. ~~A method for reading information out of a memory cell arrangement according to claim 17 comprising the steps of:~~

- ~~—applying a read voltage (9) to said memory cell arrangement and~~
- ~~—associating with this information a value of current flowing through said memory cell arrangement; or~~
- ~~—applying a current pulse to said memory cell arrangement and~~
- ~~—associating with this information a value of voltage appearing between the electrodes (12, 16) of said memory cell arrangement.~~

25. ~~Use of a substance comprising components A_x , B_y , and oxygen O_z , for making a region (14) having a switchable ohmic resistance within a capacitor-like structure, in which substance~~

~~—said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium,~~

~~said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA.~~

said 40. The microelectronic device according to claim 27, wherein at least one of the components A_x or B_y of the substance comprises a combination of elements out of one group or out of several of the corresponding groups of A, and B, respectively.

41. The microelectronic device according to claim 37, wherein the substance is present in the form of a superlattice made by a combination of structural unit cells and/or sub-unit cells.

42. The microelectronic device according to claim 36, wherein the substance is present in the form of a superlattice made by a combination of structural unit cells and/or sub-unit cells having each a different n, said structural unit cells and/or sub-unit cells being each a member of a corresponding homologous series.

43. The microelectronic device according to claim 38, wherein the substance is present in the form of a superlattice made by a combination of structural unit cells

and/or sub-unit cells having each a different n, said structural unit cells and/or sub-unit cells being each a member of a corresponding homologous series.

44. A memory cell arrangement comprising a microelectronic device, said microelectronic device having a switchable ohmic resistance between electrodes, which said ohmic resistance is reversibly switchable between different states in response to application of different voltage pulses to the electrodes, each different state corresponding to a different value of stored information; wherein the ohmic resistance is formed from a substance comprising components A_x , B_y , and oxygen O_z , in which:

said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium;

said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and

said substance comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%.

45. A semiconductor device comprising a microelectronic device, said microelectronic device having a switchable ohmic resistance between electrodes, which said ohmic resistance is reversibly switchable between different states in response to application of different voltage pulses to the electrodes, each different state corresponding to a different value of stored information; wherein the ohmic resistance is formed from a substance comprising components A_x , B_y , and oxygen O_z , in which:

said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium;

said component B is a transition metal being member of one of the groups IB to VIII, or

a member of one of the groups IIIA, IVA, VA; and

said substance comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%.

46. A method for writing information into a memory cell arrangement, said memory cell arrangement comprising a microelectronic device having a switchable ohmic resistance between electrodes, which said ohmic resistance is reversibly switchable between different states in response to application of different voltage pulses to the electrodes, each different state corresponding to a different value of stored information; wherein the ohmic resistance is formed from a substance comprising components A_x , B_y , and oxygen O_z , in which: said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium; said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and said substance comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%; wherein the method comprising the step of:

applying one voltage pulse of the different voltage pulses to the electrodes of said memory cell arrangement for writing information into it.

47. The method according to claim 46, further comprising the step of switching the ohmic resistance in the region between at least a first state of the different states and a second state of the different states by applying to the electrodes a first voltage pulse of the different voltage pulses for switching from said second state to said first state or a second voltage pulse of the different voltage pulses for switching from said first state to said second state.

48. The method according to claim 47, further comprising the steps of providing an ohmic resistance in the first state higher than an ohmic resistance in the second state

44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

and providing the first voltage pulse for switching to said first state with an opposite polarity to the second voltage pulse for switching to said second state.

49. The method according to claim 46, further comprising the step of obtaining each of the different states by providing an erase pulse for switching the ohmic resistance to a high ohmic state of the different states or by providing at least one write pulse for switching from said high ohmic state to a lower ohmic state of the different states.

50. The method according to claim 49, further comprising the step of providing an erase pulse with different amplitudes for switching to one of the lower ohmic states.

51. A method for reading information out of a memory cell arrangement, said memory cell arrangement comprising a microelectronic device having a switchable ohmic resistance between electrodes, which said ohmic resistance is reversibly switchable between different states in response to application of different voltage pulses to the electrodes, each different state corresponding to a different value of stored information; wherein the ohmic resistance is formed from a substance comprising components A_x , B_y , and oxygen O_z , in which: said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium; said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and said substance comprising a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%; wherein the method comprising the steps of:

applying a read voltage to said memory cell arrangement and

associating with this information a value of current flowing through said memory cell arrangement; or

applying a current pulse to said memory cell arrangement and

associating with this information a value of voltage appearing between the electrodes of said memory cell arrangement.

52. Use of a substance for storing digital information, the substance comprising components A_x , B_y , and oxygen O_z , for making a switchable ohmic resistance within a capacitor-like structure, in which:

said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium;

said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA; and

said substance comprises a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%.

~~26. Use of a substance according to the preceding claim, whereby~~
53. Use of a substance according to claim 52, wherein the combinations of indices x , y and z are defined by

$x = n + 2$, $y = n + 1$, $z = 3n + 4$, with $n = 0, 1, 2, 3$; or

— $x = n + 1$, $y = n + 1$, $z = 3n + 5$, with $n = 1, 2, 3, 4$; or

— being defined by either of:

$x = 1$, $y = 1$, $z = 1$, and one of the indices x or y being 0, or

$x = n$, $y = n$, $z = n + 1$, with $n = 1$ or 2 and one of the indices x or y being 0, or

$x = n$, $y = n$, $z = 2n + 1$, with $n = 2$ and one of the indices x or y being 0; or

— being defined by

$x = n$, $y = n$, $z = 3n$, with $n = 1$, or 2, or 3; or

— $x = n + 1$, $y = n$, $z = 4n + 1$, with $n = 1$, or 2.

MICROELECTRONIC DEVICE FOR STORING INFORMATION AND METHOD THEREOF

BACKGROUND OF THE INVENTION

5

FIELD OF THE INVENTION

10

The present invention relates to electronic and microelectronic devices. In particular, the present invention relates to a plurality of materials showing a switching phenomenon and a built-in memory by the aid of which a new principle of storing and reading information in memory cells of semiconductor chips and a plurality of fundamental improvements on electronic or microelectronic devices can be achieved.

15

DESCRIPTION AND DISADVANTAGES OF PRIOR ART

15

Although the present invention is applicable in a broad variety of microelectronic or electronic applications it will be described with the focus put on an application to memory cells as RAM (Random Access Memory), for example.

20

The need to remain cost and performance competitive in the production of semiconductor devices has caused continually increasing device density in integrated circuits. To facilitate the increase in device density, new technologies are constantly needed to allow the feature size of these semiconductor devices to be reduced.

25

Conventional DRAM cells, whereby DRAM stand for Dynamic Random Access Memory, consist of a transistor and a capacitor mostly made from Silicon dioxide (SiO_2). They need the transistor to control the inflow and outflow of charge stored in the capacitor as the physical quantity exploitable for storing information. Said transistor also decouples the capacitors from each other. Such DRAM cells have the disadvantage, that

30

information stored therein is volatile and as such can principally be lost on each power supply failure. Further, the time needed to refresh the information contained in DRAM

cells delimits the read and write performance of such cells. Finally, the structure of such a DRAM cell is quite complex due to the required transistor.

Thus, a change in computer RAM technology beyond conventional DRAM technology would be desirable.

The use of ferroelectric non-volatile RAM (NVRAM) cells would already be a great step forward as information would not be lost on any power failure although the structure of the memory cell would remain complex, too. In such ferroelectric RAMs the polarization of the bit storing layer is exploited instead of a capacitor's capacity in DRAM cells for defining two different states which can be associated with two different logical values. A long term repetitive switching between two different states of remanent polarization, however, fatigues the ferroelectric properties of the material, as e.g. lead zirconium titanate (PZT).

In 'Physics Today' July 1998, page 24 a further high permittivity material and a respective semiconductor fabricating technology is proposed which allows the computer industry to use the equipment of its conventional DRAM manufacturing plants without having to perform basic retooling. It is the so-called high permittivity DRAM technology.

Herein, the charge of a capacitor can be used to store information as it is done in conventional DRAM technology as the polarization of a high permittivity layer depends linearly on the applied voltage, as required for charging the DRAM capacitors. A high permittivity material as e.g. barium strontium titanate (BST) having a permittivity ϵ_r about 500 instead of ϵ_r about 4 for silicon dioxide would allow to reduce the space needed for the capacitor as its capacitance is proportional to its area and the magnitude of its permittivity value. This in turn would allow higher integration levels compared to conventional silicon oxide materials used in DRAM cells as the capacitor's area consumption is large as compared to that of the coupled transistor.

But, nevertheless, as a disadvantage remains that the leakage current is still significant. Thus, refreshing is a must.

Investigations in the sixties at oxide diodes and thin oxide films revealed several phenomena. For example, J. F. Gibbons and W. E. Beadle reports in their article "Switching properties of thin NiO films", Solid-State Electronics, Pergamon Press 1964, Vol. 7, pp. 785-797, about a two-terminal solid-state switch made from a thin film of nickel oxide. After about 100 - 1000 switching cycles, the device could not be switched out of an ON condition with normal switching signal amplitudes. Other tests on oxide diodes were performed whereby switching was induced by applying high voltages. These diodes broke down after a few cycles and became unusable. T.W. Hickmott reports in Applied Physics Letters, Vol. 6, No. 6, on page 106 and in the Journal of Vacuum Science and Technology, Vol. 6, No. 5 on page 828 about bistable switching in Niobium oxide diodes. He noticed that the metal electrode plays an important role. To sum up, the tested devices and materials showed that they were either difficult to control or unreliable.

In US Patent No. 4,931,763 a memory switch is described that bases on metal oxide thin films. The memory switch is irreversible and therefore only switches once. It can be used as connection element in circuits and arrays but not for storing of changing information.

Finally, with increasing integration near and beyond the 1 Gbit chip due to smaller capacitor size the area consumption of the transistor of a memory cell is not negligible anymore. Thus, a great step forward to Ultra Large Scale Integration (ULSI) would be to simplify the structure of a memory cell as much as possible.

OBJECTS OF THE INVENTION

Therefore, an object of the present invention is to provide a robust simply structured, reliable and non-volatile memory cell.

5

It is another object of the present invention to provide a new simpler method for stable storage of information into such a memory cell and a reproducible erasing and reading from it.

10

It is another object of the present invention to provide a simply structured and non-volatile memory cell which is able to store more than only two distinct values, i.e., which is usable for multilevel storage.

15

SUMMARY AND ADVANTAGES OF THE INVENTION

These objects of the invention are achieved by the features stated in the following description and claims.

20

The basic discovery underlying the present invention concerns a plurality of doped oxide substances including perovskites and related compounds, i.e. materials, for use in microelectronic devices and in electronic circuits and particularly for use in semiconductor chips which combine both, a switching phenomenon in resistance and a built-in memory.

25

A feature of the present invention includes a microelectronic device design such that it comprises a region between electrodes having a switchable ohmic resistance wherein the region is made of a substance comprising components Ax, By, and oxygen Oz. The ohmic resistance in the region is reversibly switchable between different states by applying different voltage pulses. The different voltage pulses lead to the respective different states. An appropriate amount of dopant(s) in the substance improves the switching, whereby the microelectronic device becomes controllable and reliable.

30

In general and coinciding with the wording of the claims substances are meant comprising components A x, B y, and oxygen Oz, in which substance said component A is a member of Alkaline metals (group IA in the periodic system of elements), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium, said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA and the substance has a crystalline structure.

Various other objects, features, and attendant advantages of the present invention will become more fully appreciated as the same becomes better understood when considered in conjunction with the accompanying drawings, in which like reference characters designate the same or similar parts throughout the several views.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and is not limited by the shape of the figures of the accompanying drawings.

Fig. 1 is a schematic drawing of a perovskite oxide capacitor-like structure of a microelectronic device usable as memory cell in accordance with the present invention.

Figs. 2A to 2C show current-voltage characteristics of a 300 nm thick Cr doped oxide capacitor-like structure in accordance with the present invention.

Figs. 3A to 3C show the principles of operation of the capacitor-like structure analyzed in Figs. 2A to 2C as a memory device in accordance with the present invention.

Figs. 4A to 4C show the operation of a further microelectronic device as a multilevel memory device in accordance with the present invention.

Figs. 5A to 5H show results of measurements over an extended time period in accordance with the present invention.

Fig. 6 shows a schematic circuit diagram representing the arrangement of a 4-bit-memory circuit in accordance with the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Generally, an elementary cell of the corresponding lattice structure comprises a cell center molecule which is surrounded by a plurality of oxygen-molecules each having in turn a center molecule. Both types of said center locations can principally be taken by either of the component A, or B, respectively. In other words, there are a plurality of substances, i.e., where chemically appropriate, in which A and B can change their locations. In view of the large plurality of the different usable substances this understanding of the basic formula given above should be stressed in order to assure the intended scope and to conserve clarity and conciseness of the appended claims, concurrently.

Said substances comprise some specific range of amount of a dopant of one of or a combination of Chromium, Vanadium, or Manganese, or further transition metals.

In particular, any substance comprising components A x, B y, and oxygen O_z, in which substance said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium, and said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA are substances which are able to solve the problem underlying to the present invention, when doped with a dopant of one of or a combination of transition metals, in particular but not exclusively with Chromium, Vanadium, or Manganese, the total dopant amount being larger than 0% and smaller than 5%, and preferably about 0.2% when (BaSr)TiO₃ is doped with Chromium only.

Other preferred amounts of dopants are specific for each dopant element used and substance to be doped.

Having found the appropriate amount of dopant(s), a stable switching behavior required to operate a microelectronic device, such as a memory cell, can be provided. Fast write, read and erase processes, similar to time scales that are reached with conventional dynamic memories, are achievable.

Some additional specific requirements should be met by the combination of indices x , y , z in order to find the substances adapted to the present concept. Each of the following items define a subclass of substances which show the desired switching effect:

The combinations of indices x , y and z being defined by

$x = n + 2$, $y = n + 1$, $z = 3n + 4$, with $n = 0, 1, 2, 3$ reveal the so-called Ruddlesden Popper phases like e.g., Sr_2RuO_4 (xyz-index sequence 214) or $\text{Sr}_3\text{Ru}_2\text{O}_7$ (xyz = 327) and others.

The combinations of indices as defined above with $n = 0$ contain among others a separate class of substances which adopt a spinell structure as it is e.g., Mg_2TiO_4 (214), Cr_2MgO_4 , Al_2MgO_4 with A and B positions reversed, i.e. the B cations originally indexed by y are located on the position indexed by x and the A cations on the position indexed by y , or substances with x and y indexing B cations only (B_2BO_4), examples are Fe_2CoO_4 , Fe_2FeO_4 (Fe_3O_4).

The combinations of indices x , y and z being defined by

$x = n + 1$, $y = n + 1$, $z = 3n + 5$, with $n = 1, 2, 3, 4$ reveal a separate class of substances which partly provide substances having an oxygen intercalation.

The combinations of indices x , y and z being defined by either of:

$x = 1$, $y = 1$, $z = 1$,

and one of the indices x or y being 0, reveal exemplary substances like BeO , MgO ,

BaO, CaO, ... NiO, MnO, CoO, CuO, ZnO, or

$x = n, y = n, z = n + 1$ with $n = 1$ or 2

and one of the indices x or y being 0 , for $n=1$, reveal substances like TiO_2 , VO_2 , MnO_2 ,

5 GeO_2 , CeO_2 , PrO_2 , SnO_2 ,

for $n = 2$, reveal substances like Al_2O_3 , Ce_2O_3 , Nd_2O_3 , Ti_2O_3 , Sc_2O_3 , La_2O_3 or

$x = n, y = n, z = 2n + 1$ with $n = 2$

10 and one of the indices x or y being 0 , reveal exemplary substances like Nb_2O_5 , Ta_2O_5 and others.

The combinations of indices x, y and z being defined by

$x = n, y = n, z = 3n$, with $n = 1$, or 2 , or 3 reveal a separate class of substances for $n = 1$

15 the so-called perovskites, like SrTiO_3 , BaTiO_3 , KNbO_3 , LiNbO_3 , and others,

for $n = 2$ $\text{Sr}_2\text{FeMoO}_6$ and similar substances are provided having a (226) index sequence.

20 The combinations of indices x, y and z being defined by

$x = n + 1, y = n, z = 4n + 1$, with $n = 1$, or 2 reveal a separate class of substances.

For $n = 1$ substances having an index sequence (215) like Al_2TiO_5 , Y_2MoO_5 and others are provided, and

25 $\text{SrBi}_2\text{Ta}_2\text{O}_9$ and similars are provided for $n = 2$.

Each of the classes mentioned above can be modified by varying the composition of the substance in order to achieve that at least one of said components Ax or By ,

30 respectively, is comprised of a combination of elements out of one group or out of

several of the corresponding groups of A, and B, respectively.

A further modification is provided by providing a superlattice made by a combination of structural unit cells and/or sub-unit cells as it is published in 'E. Kaldis et al. (eds.), High-Tc Superconductivity 1996: Ten Years After Discovery, pp. 95-108', having each a different n, and in which structural unit cells and/or sub-unit cells are each a member of a corresponding homologous series obtained by oxygen intercalation. A further modification is provided by providing a superlattice made by a combination of structural unit cells and/or sub-unit cells of the Ruddlesden-Popper type structures having each a different n, and in which said structural unit cells and/or sub-unit cells are each a member of a corresponding homologous series. In said lattice modifications lattice structures are formed in which single or multiple transition metal oxygen octahedra layers are separated by one or more block layers consisting of component A and oxygen.

One preferred member of that plurality of substances is $\text{Ba}_x\text{Sr}_{1-x}\text{TiO}_3$ with $0 \leq x \leq 0.7$ and having a dopant amount of Chromium between 0% and 5%, preferably between 0 and 1%, even more preferably about 0.2%.

Others members of that plurality are materials according to $\text{Ba}_x\text{Sr}_{1-x}\text{TiO}_3$ with $0 \leq x \leq 0.7$ and having a dopant of Vanadium between 0% and 5%.

Manganese is a preferred dopant, too, particularly in composition with Chromium or Vanadium.

Further members of that plurality are perovskite related compounds with other transition metal cations such as Nb. Further dopants can be transition metal elements and combinations thereof, i.e., elements having their valence electron(s) on the d-orbital, i.e., 3d, 4d, or 5d -orbital.

When such a material is used for example as a dielectric layer in a capacitor-like structure to form the microelectronic device, it stays switched in either a high or a low conductivity state depending on a voltage pulse being applied to it until it is switched into the other state by applying a new voltage pulse. Thus, said capacitor-like structure having such a complex dielectric material has a resistance which can be varied by applying short voltage or, alternatively, short current pulses to the embedding electrodes.

As the most decisive electrical property of such a microelectronic device is the change in resistance depending on a defined, applied voltage pulse between the two terminals of the microelectronic device, whereby said capacitor-like structure can be regarded as a 'switchable resistor'. Said switching behavior is known to be effectuated by a voltage or current driven hysteresis behavior.

Due to said property it is possible to store digital information by different values of resistance, i.e., by associating a high resistance state with a logic '0' and a low resistance state with a logic '1'. The actual state and thus the stored information can be read out by a current readout or measuring the leakage current as it is relatively large with low resistance of the dielectric layer and vice versa. Thus, the leakage current which impedes the performance of prior art DRAM technology can be usefully taken for reading the stored value. According to the invention neither the static charge of a capacitor nor the polarization of any ferroelectric material is needed to be used for storing information but, instead, its resistance.

Thus, a simple way to store information can be followed by realizing the above mentioned concept.

The material usable in connection with the present invention when used for e.g. RAM cells has the advantage, in relation to prior art memory cells, that new cells can be constructed just comprising a single capacitor-like structure device with only one pair of electrode terminals for operating it, i.e. to read from, to write into or to erase without a

transistor arrangement being necessarily coupled with a capacitor used in prior art to perform the operating functions of a prior art DRAM cell. One terminal of such a cell is connected to ground and the other is used for writing, erasing or just reading.

5 Thus, RAM cells can be constructed to use considerably less space on a chip and considerable less manufacturing steps.

10 Further, the usable material has a remarkable high retention time of at least several months with no power connected and can thus be used as a non-volatile memory. Thus a double advantage can be achieved: first, the full time is available for the read and write processes because the refresh cycles and therefore the refresh circuitry are not required anymore and, secondly, a data storage security is increased as a loss of power supply does not imply a loss of stored data.

15 Basically, the memory cell can be operated in either a voltage controlled or in a current controlled regime, i.e. information can be stored by applying voltage pulses or by applying current pulses. In both cases the information can be read by sensing voltage or current. For purposes of improved clarity of this disclosure, however, only the voltage regime is described in the detailed description down below.

20 Finally, for example in the voltage controlled mode the current flowing when reading a '1' compared to that one when reading a '0' value is about 20 times larger due to the difference in resistance. This feature can advantageously be used for storing more than only one bit in the same cell. Thus, a plurality of two, three, or more bits can be stored or removed by applying different voltage pulses, single pulses or sequences thereof
25 having different shape, level, or duration or being different in number to write and erase. A sufficiently large distance between the different levels can hereby be maintained.

30 With general reference to the figures and with special reference to Fig. 1 the essential structure of a microelectronic device 10 having a capacitor-like structure is described in more detail. Such a microelectronic device 10 is useable as a memory cell.

The microelectronic device 10 comprising an oxide base electrode 12 made from SrRuO_3 and a region 14 with an oxide insulator layer made from $(\text{BaSr})\text{TiO}_3$ slightly doped with Chromium (Cr) for the insulating material and a metallic Gold (Au) top electrode 16 on a SrTiO_3 substrate 18 was fabricated with pulsed laser deposition. The microelectronic device 10 has a thin film capacitor-like structure.

One terminal 20 is connected to said top electrode 16, the other terminal 22 is connected to said base electrode 12.

In an arrangement setup for testing the basic switching behavior and further physical properties of the microelectronic device 10 the insulator layer thickness was 300 nanometers.

The insulator layer of the region 14 was doped with Chromium (Cr) at an amount of 0.2%.

The leakage current was measured as it is depicted in the drawing as a function of the bias voltage generated by a DC voltage source 24 between said terminals 20, 22.

With respect to Fig. 2A to 2C the leakage current voltage characteristic is illustrated in Fig. 2A linearly, in Fig. 2B with a logarithmic leakage current scale of its absolute amount and in Fig. 2C with both logarithmic scales.

For small applied bias voltages like several 10 mV a linear current voltage characteristic (IVC) can be observed. A quadratic dependence of the current from the applied voltage can be seen for moderate applied voltages as several 100 mV.

This IVC shape and behavior can be described as space charge limited current. Larger applied voltages result in an exponential like rise of the leakage current with increasing applied voltages.

The capacitor-like structure of the microelectronic device 10 shows a reproducible switching behavior causing a hysteresis loop in the current voltage characteristic, described next below:

5

A large negative bias voltage -negative with respect to the SrRuO₃ electrode- leads to a sudden increase of the leakage current, depicted at about - 0.8 Volt. Sweeping back to large positive bias voltage the leakage current drops back to a low value again depicted at + 0.7 Volt. Said sudden increase and said sudden drop back of leakage current are essential features for switching and deciding between different states.

10

According to the invention it is possible to operate the microelectronic device 10 as a very simple device or memory device, i.e. memory cell in a RAM due to and with the described underlying switching behavior. This will be illustrated in conjunction with Figs. 3A to 3C and 4A to 4C.

15

Basically, by applying a write voltage pulse to the microelectronic device 10 the system is switched into a low resistance state which can be regarded as storing information. An erase voltage pulse recovers the resistance state of the microelectronic device 10 and the information is removed, i.e. erased.

20

As can be seen in Fig. 3A a series of 300 ms long different voltage pulses depicted as sharp peaks were applied to the electrodes (12,16) of the microelectronic device 10.

25

A write pulse, also called second voltage pulse 6.1, that here is a negative pulse is used to write information which after a certain delay is removed by an erase pulse, also called first voltage pulse 5.1, that here is a positive pulse. In general, each first voltage pulse 5.1 leads to a first state 1, a high ohmic state, and on the other hand each second voltage pulse 6.1 leads to a second state 2, a low ohmic state, as can be seen from Fig. 3A in conjunction with Fig. 3C. Between the repeating voltage pulses 5.1, 6.1 a small negative read voltage 9 is switched on and off periodically to read the information and to

30

simulate a realistic readout process. 120 reading cycles each having a duration of 1 sec are performed after each write or erase pulse. This readout procedure is schematically depicted in a better time resolution by the zoomed portion in Fig. 3A.

5 The readout from the microelectronic device 10 is performed by measuring the leakage current flowing at a small applied voltage of - 0.2 V as it is depicted in Fig. 3B which shows current spikes occurring during write and erase followed by the readout period with currents one order of magnitude lower. Fig. 3C is a leakage current scale enlargement of Fig. 3B and clearly shows the above-mentioned first state 1 and second state 2.

Two different resistance states can be clearly separated: The first state 1 around 30 nano Amperes yielding a resistance of $R = 6.6$ Mega Ohm and the second state 2 having a leakage current of 650 nano Amperes yielding a resistance of $R = 300$ kilo Ohm. The first state 1 will now be associated with a logic state '0' and the second state 2 with a logic state '1'.

The '1' resistance value is 20 times smaller than the '0' value. A clear separation of the two logic states '1' and '0' is thus achieved.

20 Additionally, this remarkable dependence of the resistance on the applied voltage pulse 5.1, 6.1 together with the hysteretic behavior also allows to write different values to the microelectronic device 10 and to read them out with a single pre-specified read-out voltage. This so-called multi-level switching phenomenon is discussed later in more detail.

During the experimental measuring runs in this example information was written and erased during 300 ms - the duration of the sharp peaks - and stored for 240 s. The time to write and erase information was a specifically selected experimental parameter but is not limited by the memory device itself. Therefore, the ultimate speed for the write/erase process is much higher, as shown with reference to Fig. 5.

The time over which information can be stored is much longer than those 240 s measured experimentally, as further measurements confirmed that are shown in Fig. 5.

5 If one analyzes the switching behavior of such capacitor-like structures with varying Cr doping it can be observed that the switching behavior is more pronounced for slightly Cr doped structures, i.e. the best results are obtained with Cr-doping around 0.2%. For these capacitor-like structures the difference between '0' and '1' was the best with adequate reproducibility.

10

Summarizing the main aspects of the present invention includes a structure having a DC-resistance changing sensitively with the applied voltage pulses and consisting of oxides doped can be operated as a memory device or cell with the following intriguing properties:

15

What is achieved is a very simple structure because the whole memory cell is a capacitor-like structure. Thus they can be operated with only two terminals with a single terminal for read, write and erase. Thus, they are best adapted for ULSI technology.

20

Further, the difference in resistance between the '0' value and '1' value is at least one order of magnitude as can be seen from Fig. 3C. As can be seen further from the IVC depicted in Fig. 2A, a large resistance range can thus be exploited to store a plurality of different logical values, i.e., the so-called multilevel switching can be achieved. For this, a plurality of write pulses different in size, etc., as mentioned earlier can be applied to write specific logical values into the memory cell, in order to realize not a binary system but, e.g., a digital decimal system based on 10 different logical values being able to be written into and to be read from said memory cell in subsequent write/ read/erase cycles.

25

30 Finally, the information is stored over long times which is a remarkable advantage compared to conventional DRAM cells.

Fig. 4A to 4C show the operation of a further microelectronic device, a second memory device, that can be used as a multilevel memory device. Since the Fig. 4A to 4C are related to each other, they will be regarded in context to understand the operation of the second memory device. This second memory device for the sake of simplicity is not depicted but is structured as shown in Fig. 1. The second memory device comprising an oxide base electrode 12 made from SrRuO₃ and a region 14 made from SrZrO₃ slightly doped with 0.2% Chromium (Cr) for the insulating material and a metallic (Pt/Ti) top electrode 16 on a SrTiO₃ substrate 18 was fabricated with pulsed laser deposition again.

As can be seen in Fig. 4A a series of different voltage pulses depicted as sharp peaks were applied to the second memory device. In particular, erase voltage pulses 5, low write pulses 6, medium write pulses 7, and high write pulses 8 were applied in a defined repeating sequence in order to simulate realistic erase and write processes. Each peak of the erase voltage pulses 5 indicates 30 pulses with a duration of 1 ms. A small read voltage 9 were applied appropriately in intervals of 10 s in order to read information. This read voltage 9 is smaller in magnitude than the different voltage pulses 5, 6, 7, 8 applied for switching to different states 1, 2, 3, 4.

Fig. 4B shows the current generated by the different voltage pulses 5, 6, 7, 8 and Fig. 4C the current readout enlargement of Fig. 4B. Different states 1, 2, 3, 4 corresponding to different ohmic resistances can be clearly derived from Fig. 4C. The ohmic resistance of the region 14 of the second memory device can be regarded as 'high' after one erase pulse 5 has been applied, that means that the second memory device then stores a high ohmic state, also referred to as first state 1. Conversely, each low write pulse 6 leads to a second state 2, each medium write pulse 7 leads to a third state 3, and each high write pulse 8 leads to a fourth state 4 whereby this fourth state 4 is the lowest ohmic state. The second state 2 and the third state 3 are in-between the high ohmic and the lowest ohmic state. As can be seen in Fig. 4A erase pulses 5 were applied between

the write pulses 6, 7, 8 to switch respectively from the second state 2, the third state 3, or the fourth state 4 to the first state 1.

With each of the different states 1, 2, 3, 4 a corresponding logical value can be associated, e.g., the first state 1 corresponds to logical '00', the second state 2 corresponds to logical '01', the third state 3 corresponds to logical '10' and the fourth state 4 corresponds to logical '11', representing a 2 bit memory cell. In general, more states are possible than the depicted four different states 1, 2, 3, 4.

The erase voltage pulses 5 are here negative voltage pulses whereas the write pulses 6, 7, 8 are positive pulses. Basically, before a memory device is used the first time, an initializing voltage should be applied to polarize this device. Depending on this polarization the erase voltage pulses might either be positive and the write pulses negative or the erase voltage pulses are negative and the write pulses are positive.

It shows advantageously, if each of the erase pulses 5 has an equal or smaller magnitude of the amplitude of the write pulses 6, 7, 8.

Contrary to the example, the erase pulses 5 can have different amplitudes for switching directly from the fourth state 4 to the different states 3, 2, 1 having higher ohmic resistance. That means, in particular, for switching from a low ohmic state, that here is the fourth state 4, to a higher ohmic state, e.g. the third state 3, the second state 2, or even the first state 1, the erase pulses 5 have an adapted step-like increased amplitude. Also possible in such a way is a switching from the fourth state 4 directly to the second state 2.

The switching behavior of the multilevel memory device was investigated and tested at 77 K, whilst the same switching behavior can be realized at room temperature.

Fig. 5A to 5H show results of measurements over an extended time period on another microelectronic device, a third memory device. This third memory device has the same

structure as the second memory device as described above with the exception that the top electrode 12 comprises Au.

In general, within the uppermost row of figures the applied voltages are depicted whilst in the bottom row of figures the resulting current readouts are shown. Fig. 5a indicates two erase pulses 5 and three write pulses 6, each of a duration of 1 ms and applied in intervals of 1 min. The current readout with the corresponding states 1, 2 are depicted in Fig. 5B. A third positive write pulses 6 on the 28.4.99 leaded to a switch from the first state 1 to the second state 2, as can be seen from the figures. After that, the third memory device was stored without any power connection and not used for a longer period of time. Fig. 5C and 5D indicate unperiodical measurements within a time period of two month, whereby the measuring dates are listed in Fig. 5D. More particular, Fig. 5C indicates the read voltage pulses 9 whereas Fig. 5D depicts the current readout result. The result shows that the second state 2 was stored over a longer period of time and thus the third memory device can be regarded as non-volatile for this time period. Fig. 5E shows further write and erase pulses, respectively, and Fig. 5F the resulting states. Finally, Fig. 5G and 5H indicates further unperiodical measurements within a time period of three month, whereby the measuring dates are named in Fig. 5H. On one hand Fig. 5G depicts the read voltage pulses 9 again whereas on the other hand Fig. 5H shows the resulting current readout. The measurements show again that the last information stored in the third memory device was stored over a longer period of time without any decay.

With reference to Fig. 6 a schematic circuit diagram representing the arrangement of a 4-bit-memory circuit is shown.

Four microelectronic devices 10, also referred to as memory cells 10, are arranged linearly in order to represent the 4-bit-memory circuit addressed via an address line 28 by a decoder 30 the outputs of which are connected to a respective top electrode 16, as shown in Fig. 1. The base electrodes 22 thereof are each connected to ground. A write, erase, or read voltage pulse can be applied to a selected memory cell 10 through a bias

line 32. The different memory cells output current is evaluated through the output line 34.

In a similar way a matrix like arrangement can be achieved by connecting the base electrodes 22 of a row of the memory cells 10 with a further decoder.

It is obvious that the disclosed embodiments of the particular components 12, 14, 16, 18 of the capacitor-like structure on a chip, as shown in Fig. 1, will be adapted to the requirements imposed by the specific integration level which is intended to be achieved with the chip. A broad spectrum of different architectures can thus be realized.

Beside the capability of the memory cells 10 described above to store information it is possible to use a system comprising an doped capacitor-like structure as an active switching element in electric or electronic circuits.

In this area of interest a switching operation is not restricted to a specific resistance value. Devices having a resistance of some Mega Ohms can be operated at a voltage between 1 Volt and 5 Volt for writing and erasing and at a voltage between 0.05 Volt and 0.5 Volt for reading. Devices having a smaller resistance can also be operated, however at different voltages.

Further, the present concept is suitable for an application of the substance for constructing EEPROMs (Electrically Erasable Programmable Read Only Memories), logic gates as e.g. AND gates, OR-gates, tunable capacitors and further complex logic circuits.

Particularly, when silicon (Si) or other semiconductor substrates are taken as substrate material instead of strontium titanate the current prior art semiconductor materials can be grown on the substrate thus providing the ability to join conventional semiconductor technology with the memory cells or switching elements, respectively, of the present concepts.

In the foregoing specification the invention has been described with reference to a specific exemplary embodiment thereof. It will, however, be evident that various modifications particularly relative to the application of a large variety of different substances as they are mentioned in the appended claims may be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims.

The specification and drawings are accordingly to be regarded as illustrative rather than in a restrictive sense.

In particular the thickness of the region 14 as well as the lateral dimensions of a memory cell and the applied bias voltages or bias currents, respectively, can be varied as it is required by any specific purpose imposed by any of a plurality of varying chip designs.

Also the material selection for the bottom electrode can be varied as well. A simple metal like platinum (Pt) is suited as well.

Also for the top electrode the material can be varied as well. Au, Pt are suited materials, but principally, all metals and conducting oxides are suited materials for both, top and bottom electrodes.

It is to be understood that the present invention is not limited to the embodiments described above, but encompasses any and all embodiments within the scope of the following claims:




Fig. 1

09/913723

2/6

Fig. 2a




Fig. 2b





Fig. 2c



09/913723

3/6




Fig. 3a




Fig. 3b





Fig. 3c



09/913723

Fig. 4a

4/6




Fig. 4b





Fig. 4c











T = 77K

Pt/Ti
 SrZrO₃ (0.2%Cr)
 SrRuO₃
 SrTiO₃
 A = 200 μm x 200 μm
 t = 300nm

09/913723

5/6

Au
SrZrO₃ (0.2%Cr)
SrRuO₃
SrTiO₃
A = 0.25mm²
t = 300nm



6/6

09/913723




Fig. 6

MICROELECTRONIC DEVICE FOR STORING INFORMATION AND METHOD THEREOF

5 1. BACKGROUND OF THE INVENTION

1.1 FIELD OF THE INVENTION

The present invention relates to electronic and microelectronic devices. In particular,
10 the present invention relates to a plurality of materials showing a switching phenomenon and a built-in memory by the aid of which a new principle of storing and reading information in memory cells of semiconductor chips and a plurality of fundamental improvements on electronic or microelectronic devices can be achieved.

15 1.2 DESCRIPTION AND DISADVANTAGES OF PRIOR ART

Although the present invention is applicable in a broad variety of microelectronic or electronic applications it will be described with the focus put on an application to memory cells as RAM (Random Access Memory), for example.

20

The need to remain cost and performance competitive in the production of semiconductor devices has caused continually increasing device density in integrated circuits. To facilitate the increase in device density, new technologies are constantly needed to allow the feature size of these semiconductor devices to be reduced.

25

Conventional DRAM cells, whereby DRAM stand for Dynamic Random Access Memory, consist of a transistor and a capacitor mostly made from Silicon dioxide (SiO_2). They need the transistor to control the inflow and outflow of charge stored in the capacitor as the physical quantity exploitable for storing information. Said
30 transistor also decouples the capacitors from each other. Such DRAM cells have the disadvantage, that information stored therein is volatile and as such can principally be lost on each power supply failure. Further, the time needed to refresh the information

contained in DRAM cells delimits the read and write performance of such cells. Finally, the structure of such a DRAM cell is quite complex due to the required transistor.

- 5 Thus, a change in computer RAM technology beyond conventional DRAM technology would be desirable.

The use of ferroelectric non-volatile RAM (NVRAM) cells would already be a great step forward as information would not be lost on any power failure although the
10 structure of the memory cell would remain complex, too. In such ferroelectric RAMs the polarization of the bit storing layer is exploited instead of a capacitor's capacity in DRAM cells for defining two different states which can be associated with two different logical values. A long term repetitive switching between two different states of remanent polarization, however, fatigues the ferroelectric properties of the material,
15 as e.g. lead zirconium titanate (PZT).

In 'Physics Today' July 1998, page 24 a further high permittivity material and a respective semiconductor fabricating technology is proposed which allows the computer industry to use the equipment of its conventional DRAM manufacturing
20 plants without having to perform basic retooling. It is the so-called high permittivity DRAM technology.

Herein, the charge of a capacitor can be used to store information as it is done in conventional DRAM technology as the polarization of a high permittivity layer
25 depends linearly on the applied voltage, as required for charging the DRAM capacitors. A high permittivity material as e.g. barium strontium titanate (BST) having a permittivity ϵ_r about 500 instead of ϵ_r about 4 for silicon dioxide would allow to reduce the space needed for the capacitor as its capacitance is proportional to its area and the magnitude of its permittivity value. This in turn would allow higher integration
30 levels compared to conventional silicon oxide materials used in DRAM cells as the capacitor's area consumption is large as compared to that of the coupled transistor.

But, nevertheless, as a disadvantage remains that the leakage current is still significant. Thus, refreshing is a must.

Investigations in the sixties at oxide diodes and thin oxide films revealed several
5 phenomena. For example, J. F. Gibbons and W. E. Beadle reports in their article
"Switching properties of thin NiO films", Solid-State Electronics, Pergamon Press
1964, Vol. 7, pp. 785-797, about a two-terminal solid-state switch made from a thin
film of nickel oxide. After about 100 - 1000 switching cycles, the device could not be
switched out of an ON condition with normal switching signal amplitudes. Other tests
10 on oxide diodes were performed whereby switching was induced by applying high
voltages. These diodes broke down after a few cycles and became unusable. T.W.
Hickmott reports in Applied Physics Letters, Vol. 6, No. 6, on page 106 and in the
Journal of Vacuum Science and Technology, Vol. 6, No. 5 on page 828 about bistable
switching in Niobium oxide diodes. He noticed that the metal electrode plays an
15 important role. To sum up, the tested devices and materials showed that they were
either difficult to control or unreliable.

In US Patent No. 4,931,763 a memory switch is described that bases on metal oxide
thin films. The memory switch is irreversible and therefore only switches once. It can
20 be used as connection element in circuits and arrays but not for storing of changing
information.

Finally, with increasing integration near and beyond the 1 Gbit chip due to smaller
capacitor size the area consumption of the transistor of a memory cell is not negligible
25 anymore. Thus, a great step forward to Ultra Large Scale Integration (ULSI) would be
to simplify the structure of a memory cell as much as possible.

1.3 OBJECTS OF THE INVENTION

Therefore, an object of the present invention is to provide a robust simply structured, reliable and non-volatile memory cell.

5

It is another object of the present invention to provide a new simpler method for stable storage of information into such a memory cell and a reproducible erasing and reading from it.

- 10 It is another object of the present invention to provide a simply structured and non-volatile memory cell which is able to store more than only two distinct values, i.e., which is usable for multilevel storage.

11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
21

2. SUMMARY AND ADVANTAGES OF THE INVENTION

These objects of the invention are achieved by the features stated in enclosed independent claims. Further advantageous arrangements and embodiments of the
5 invention are set forth in the respective subclaims.

The basic discovery underlying the present invention concerns a plurality of doped oxide substances including perovskites and related compounds, i.e. materials, for use in microelectronic devices and in electronic circuits and particularly for use in
10 semiconductor chips which combine both, a switching phenomenon in resistance and a built-in memory.

A microelectronic device can be designed such that it comprises a region between electrodes with switchable ohmic resistance wherein the region is made of a substance
15 comprising components A_x , B_y , and oxygen O_z . The ohmic resistance in the region is reversibly switchable between different states by applying different voltage pulses. The different voltage pulses lead to the respective different states. An appropriate amount of dopant(s) in the substance improves the switching, whereby the microelectronic device becomes controllable and reliable.

20

In general and coinciding with the wording of the claims substances are meant comprising components A_x , B_y , and oxygen O_z , in which substance said component A is a member of Alkaline metals (group IA in the periodic system of elements), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium,
25 said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA and the substance has a crystalline structure.

Generally, an elementary cell of the corresponding lattice structure comprises a cell
30 center molecule which is surrounded by a plurality of oxygen-molecules each having in turn a center molecule. Both types of said center locations can principally be taken by either of the component A, or B, respectively. In other words, there are a plurality of

substances, i.e., where chemically appropriate, in which A and B can change their locations. In view of the large plurality of the different usable substances this understanding of the basic formula given above should be stressed in order to assure the intended scope and to conserve clarity and conciseness of the appended claims,
5 concurrently.

Said substances comprise some specific range of amount of a dopant of one of or a combination of Chromium, Vanadium, or Manganese, or further transition metals.

- 10 In particular, any substance comprising components A_x , B_y , and oxygen O_z , in which substance said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium, and said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA are substances which are able to solve the
15 problem underlying to the present invention, when doped with a dopant of one of or a combination of transition metals, in particular but not exclusively with Chromium, Vanadium, or Manganese, the total dopant amount being larger than 0% and smaller than 5%, and preferably about 0.2% when $(\text{BaSr})\text{TiO}_3$ is doped with Chromium only. Other preferred amounts of dopants are specific for each dopant element used and
20 substance to be doped.

Having found the appropriate amount of dopant(s), a stable switching behavior required to operate a microelectronic device, such as a memory cell, can be provided. Fast write, read and erase processes, similar to time scales that are reached with conventional dynamic memories, are achievable.

25

Some additional specific requirements should be met by the combination of indices x, y, z in order to find the substances adapted to the present concept. Each of the following items define a subclass of substances which show the desired switching effect:

30

The combinations of indices x, y and z being defined by

$x = n + 2$, $y = n + 1$, $z = 3n + 4$, with $n = 0, 1, 2, 3$ reveal the so-called Ruddlesden

Popper phases like e.g., Sr_2RuO_4 (xyz-index sequence 214) or $\text{Sr}_3\text{Ru}_2\text{O}_7$ (xyz = 327) and others.

The combinations of indices as defined above with $n = 0$ contain among others a separate class of substances which adopt a spinell structure as it is e.g., Mg_2TiO_4 (214), Cr_2MgO_4 , Al_2MgO_4 with A and B positions reversed, i.e. the B cations originally indexed by y are located on the position indexed by x and the A cations on the position indexed by y,

or substances with x and y indexing B cations only (B_2BO_4), examples are Fe_2CoO_4 ,
10 Fe_2FeO_4 (Fe_3O_4).

The combinations of indices x, y and z being defined by

$x = n + 1$, $y = n + 1$, $z = 3n + 5$, with $n = 1, 2, 3, 4$ reveal a separate class of substances which partly provide substances having an oxygen intercalation.

15

The combinations of indices x, y and z being defined by either of:

$x = 1$, $y = 1$, $z = 1$,

and one of the indices x or y being 0, reveal exemplary substances like BeO, MgO, BaO, CaO, ... NiO, MnO, CoO, CuO, ZnO, or

20

$x = n$, $y = n$, $z = n + 1$ with $n = 1$ or 2

and one of the indices x or y being 0, for $n=1$, reveal substances like TiO_2 , VO_2 , MnO_2 , GeO_2 , CeO_2 , PrO_2 , SnO_2 ,

25 for $n = 2$, reveal substances like Al_2O_3 , Ce_2O_3 , Nd_2O_3 , Ti_2O_3 , Sc_2O_3 , La_2O_3 or

$x = n$, $y = n$, $z = 2n + 1$ with $n = 2$

and one of the indices x or y being 0, reveal exemplary substances like Nb_2O_5 , Ta_2O_5 and others.

30

The combinations of indices x, y and z being defined by

$x = n$, $y = n$, $z = 3n$, with $n = 1$, or 2, or 3 reveal a separate class of substances for $n = 1$

the so-called perovskites, like SrTiO_3 , BaTiO_3 , KNbO_3 , LiNbO_3 , and others,

for $n = 2$ $\text{Sr}_2\text{FeMoO}_6$ and similar substances are provided having a (226) index sequence.

5

The combinations of indices x , y and z being defined by

$x = n + 1$, $y = n$, $z = 4n + 1$, with $n = 1$, or 2 reveal a separate class of substances.

For $n = 1$ substances having an index sequence (215) like Al_2TiO_5 , Y_2MoO_5 and others
10 are provided, and

$\text{SrBi}_2\text{Ta}_2\text{O}_9$ and similars are provided for $n = 2$.

Each of the classes mentioned above can be modified by varying the composition of
15 the substance in order to achieve that at least one of said components A_x or B_y , respectively, is comprised of a combination of elements out of one group or out of several of the corresponding groups of A, and B, respectively.

A further modification is provided by providing a superlattice made by a combination
20 of structural unit cells and/or sub-unit cells as it is published in 'E. Kaldis et al. (eds.), High-Tc Superconductivity 1996: Ten Years After Discovery, pp. 95-108', having each a different n , and in which structural unit cells and/or sub-unit cells are each a member of a corresponding homologous series obtained by oxygen intercalation. A further modification is provided by providing a superlattice made by a combination of
25 structural unit cells and/or sub-unit cells of the Ruddlesden-Popper type structures having each a different n , and in which said structural unit cells and/or sub-unit cells are each a member of a corresponding homologous series. In said lattice modifications lattice structures are formed in which single or multiple transition metal oxygen octahedra layers are separated by one or more block layers consisting of component A
30 and oxygen.

One preferred member of that plurality of substances is $\text{Ba}_x\text{Sr}_{1-x}\text{TiO}_3$ with $0 \leq x \leq 0.7$ and having a dopant amount of Chromium between 0% and 5%, preferably between 0 and 1%, even more preferably about 0.2%.

- 5 Others members of that plurality are materials according to $\text{Ba}_x\text{Sr}_{1-x}\text{TiO}_3$ with $0 \leq x \leq 0.7$ and having a dopant of Vanadium between 0% and 5%.

Manganese is a preferred dopant, too, particularly in composition with Chromium or Vanadium.

10

Further members of that plurality are perovskite related compounds with other transition metal cations such as Nb. Further dopants can be transition metal elements and combinations thereof, i.e., elements having their valence electron(s) on the d-orbital, i.e., 3d, 4d, or 5d -orbital.

15

When such a material is used for example as a dielectric layer in a capacitor-like structure to form the microelectronic device, it stays switched in either a high or a low conductivity state depending on a voltage pulse being applied to it until it is switched into the other state by applying a new voltage pulse. Thus, said capacitor-like structure
20 having such a complex dielectric material has a resistance which can be varied by applying short voltage or, alternatively, short current pulses to the embedding electrodes.

As the most decisive electrical property of such a microelectronic device is the change in resistance depending on a defined, applied voltage pulse between the two terminals
25 of the microelectronic device, whereby said capacitor-like structure can be regarded as a 'switchable resistor'. Said switching behavior is known to be effectuated by a voltage or current driven hysteresis behavior.

Due to said property it is possible to store digital information by different values of
30 resistance, i.e., by associating a high resistance state with a logic '0' and a low resistance state with a logic '1'. The actual state and thus the stored information can be read out by a current readout or measuring the leakage current as it is relatively large

with low resistance of the dielectric layer and vice versa. Thus, the leakage current which impedes the performance of prior art DRAM technology can be usefully taken for reading the stored value. According to the invention neither the static charge of a capacitor nor the polarization of any ferroelectric material is needed to be used for
5 storing information but, instead, its resistance.

Thus, a simple way to store information can be followed by realizing the above mentioned concept.

- 10 The material usable in connection with the present invention when used for e.g. RAM cells has the advantage, in relation to prior art memory cells, that new cells can be constructed just comprising a single capacitor-like structure device with only one pair of electrode terminals for operating it, i.e. to read from, to write into or to erase without a transistor arrangement being necessarily coupled with a capacitor used in prior art to
15 perform the operating functions of a prior art DRAM cell. One terminal of such a cell is connected to ground and the other is used for writing, erasing or just reading.

Thus, RAM cells can be constructed to use considerably less space on a chip and considerable less manufacturing steps.

20

Further, the usable material has a remarkable high retention time of at least several months with no power connected and can thus be used as a non-volatile memory. Thus a double advantage can be achieved: first, the full time is available for the read and write processes because the refresh cycles and therefore the refresh circuitry are not
25 required anymore and, secondly, a data storage security is increased as a loss of power supply does not imply a loss of stored data.

Basically, the memory cell can be operated in either a voltage controlled or in a current controlled regime, i.e. information can be stored by applying voltage pulses or by
30 applying current pulses. In both cases the information can be read by sensing voltage or current. For purposes of improved clarity of this disclosure, however, only the voltage regime is described in the detailed description down below.

Finally, for example in the voltage controlled mode the current flowing when reading a '1' compared to that one when reading a '0' value is about 20 times larger due to the difference in resistance. This feature can advantageously be used for storing more than 5 only one bit in the same cell. Thus, a plurality of two, three, or more bits can be stored or removed by applying different voltage pulses, single pulses or sequences thereof having different shape, level, or duration or being different in number to write and erase. A sufficiently large distance between the different levels can hereby be maintained.

3. BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and is not limited by the shape of the figures of the accompanying drawings in which:

5

Fig. 1 is a schematic drawing of a perovskite oxide capacitor-like structure of a microelectronic device usable as memory cell,

10

Fig. 2 shows current-voltage characteristics of a 300 nm thick Cr doped oxide capacitor-like structure,

Fig. 3a to 3c show the principles of operation of the capacitor-like structure analyzed in Fig. 2 as a memory device,

15 Fig. 4a to 4c show the operation of a further microelectronic device as a multilevel memory device,

Fig. 5a to 5h show results of measurements over an extended time period, and

20 Fig. 6 shows a schematic circuit diagram representing the arrangement of a 4-bit-memory circuit.

4. DESCRIPTION OF THE PREFERRED EMBODIMENT

With general reference to the figures and with special reference to Fig. 1 the essential structure of a microelectronic device 10 having a capacitor-like structure is described in more detail. Such a microelectronic device 10 is useable as a memory cell.

The microelectronic device 10 comprising an oxide base electrode 12 made from SrRuO_3 and a region 14 with an oxide insulator layer made from $(\text{BaSr})\text{TiO}_3$ slightly doped with Chromium (Cr) for the insulating material and a metallic (Au) top electrode 16 on a SrTiO_3 substrate 18 was fabricated with pulsed laser deposition. The microelectronic device 10 has a thin film capacitor-like structure.

One terminal 20 is connected to said top electrode 16, the other terminal 22 is connected to said base electrode 12.

15

In an experimental arrangement setup for testing the basic switching behavior and further physical properties of the microelectronic device 10 the insulator layer thickness was 300 nanometers.

20 The insulator layer of the region 14 was doped with Chromium (Cr) at an amount of 0.2%.

The leakage current was measured as it is depicted in the drawing as a function of the bias voltage generated by a DC voltage source 24 between said terminals 20, 22.

25

With respect to Fig. 2a to 2c the leakage current voltage characteristic is illustrated in Fig. 2a linearly, in Fig. 2b with a logarithmic leakage current scale of its absolute amount and in Fig. 2c with both logarithmic scales.

30 For small applied bias voltages like several 10 mV a linear current voltage characteristic (IVC) can be observed. A quadratic dependence of the current from the applied voltage can be seen for moderate applied voltages as several 100 mV.

This IVC shape and behavior can be described as space charge limited current. Larger applied voltages result in an exponential like rise of the leakage current with increasing applied voltages.

5

The capacitor-like structure of the microelectronic device 10 shows a reproducible switching behavior causing a hysteresis loop in the current voltage characteristic, described next below:

10 A large negative bias voltage -negative with respect to the SrRuO_3 electrode- leads to a sudden increase of the leakage current, depicted at about - 0.8 Volt. Sweeping back to large positive bias voltage the leakage current drops back to a low value again depicted at + 0.7 Volt. Said sudden increase and said sudden drop back of leakage current are essential features for switching and deciding between different states.

15

According to the invention it is possible to operate the microelectronic device 10 as a very simple device or memory device, i.e. memory cell in a RAM due to and with the described underlying switching behavior. This will be illustrated in conjunction with Figs. 3a to 3c and 4a to 4c.

20

Basically, by applying a write voltage pulse to the microelectronic device 10 the system is switched into a low resistance state which can be regarded as storing information. An erase voltage pulse recovers the resistance state of the microelectronic device 10 and the information is removed, i.e. erased.

25

As can be seen in Fig. 3a a series of 300 ms long different voltage pulses depicted as sharp peaks were applied to the electrodes (12,16) of the microelectronic device 10.

A write pulse, also called second voltage pulse 6.1, that here is a negative pulse is used
30 to write information which after a certain delay is removed by an erase pulse, also called first voltage pulse 5.1, that here is a positive pulse. In general, each first voltage pulse 5.1 leads to a first state 1, a high ohmic state, and on the other hand each second

voltage pulse 6.1 leads to a second state 2, a low ohmic state, as can be seen from Fig. 3a in conjunction with Fig. 3c. Between the repeating voltage pulses 5.1, 6.1 a small negative read voltage 9 is switched on and off periodically to read the information and to simulate a realistic readout process. 120 reading cycles each having a duration of 1 5 sec are performed after each write or erase pulse. This readout procedure is schematically depicted in a better time resolution by the zoomed portion in Fig. 3a.

The readout from the microelectronic device 10 is performed by measuring the leakage current flowing at a small applied voltage of - 0.2 V as it is depicted in Fig. 3b which 10 shows current spikes occurring during write and erase followed by the readout period with currents one order of magnitude lower. Fig. 3c is a leakage current scale enlargement of Fig. 3b and clearly shows the above-mentioned first state 1 and second state 2.

15 Two different resistance states can be clearly separated: The first state 1 around 30 nano Amperes yielding a resistance of $R = 6.6$ Mega Ohm and the second state 2 having a leakage current of 650 nano Amperes yielding a resistance of $R = 300$ kilo Ohm. The first state 1 will now be associated with a logic state '0' and the second state 2 with a logic state '1'.

20

The '1' resistance value is 20 times smaller than the '0' value. A clear separation of the two logic states '1' and '0' is thus achieved.

Additionally, this remarkable dependence of the resistance on the applied voltage pulse 25 5.1, 6.1 together with the hysteretic behavior also allows to write different values to the microelectronic device 10 and to read them out with a single pre-specified read-out voltage. This so-called multi-level switching phenomenon is discussed later in more detail.

30 During the experimental measuring runs in this example information was written and erased during 300 ms - the duration of the sharp peaks - and stored for 240 s. The time to write and erase information was a specifically selected experimental parameter but is

not limited by the memory device itself. Therefore, the ultimate speed for the write/erase process is much higher, as shown with reference to Fig. 5.

The time over which information can be stored is much longer than those 240 s measured experimentally, as further measurements confirmed that are shown in Fig. 5.

If one analyzes the switching behavior of such capacitor-like structures with varying Cr doping it can be observed that the switching behavior is more pronounced for slightly Cr doped structures, i.e. the best results are obtained with Cr-doping around 0.2%. For these capacitor-like structures the difference between '0' and '1' was the best with adequate reproducibility.

Summarizing the main aspects of the presented structure having a DC-resistance changing sensitively with the applied voltage pulses and consisting of oxides doped can be operated as a memory device or cell with the following intriguing properties:

First they have a very simple structure because the whole memory cell is a capacitor-like structure. Thus they can be operated with only two terminals with a single terminal for read, write and erase. Thus, they are best adapted for ULSI technology.

Further, the difference in resistance between the '0' value and '1' value is at least one order of magnitude as can be seen from Fig. 3c. As can be seen further from the IVC depicted in Fig. 2a, a large resistance range can thus be exploited to store a plurality of different logical values, i.e., the so-called multilevel switching can be achieved. For this, a plurality of write pulses different in size, etc., as mentioned earlier can be applied to write specific logical values into the memory cell, in order to realize not a binary system but, e.g., a digital decimal system based on 10 different logical values being able to be written into and to be read from said memory cell in subsequent write/read/erase cycles.

Finally, the information is stored over long times which is a remarkable advantage compared to conventional DRAM cells.

Fig. 4a to 4c show the operation of a further microelectronic device, a second memory device, that can be used as a multilevel memory device. Since the Fig. 4a to 4c are related to each other, they will be regarded in context to understand the operation of the second memory device. This second memory device for the sake of simplicity is not depicted but is structured as shown in Fig. 1. The second memory device comprising an oxide base electrode 12 made from SrRuO_3 and a region 14 made from SrZrO_3 slightly doped with 0.2% Chromium (Cr) for the insulating material and a metallic (Pt/Ti) top electrode 16 on a SrTiO_3 substrate 18 was fabricated with pulsed laser deposition again.

As can be seen in Fig. 4a a series of different voltage pulses depicted as sharp peaks were applied to the second memory device. In particular, erase voltage pulses 5, low write pulses 6, medium write pulses 7, and high write pulses 8 were applied in a defined repeating sequence in order to simulate realistic erase and write processes. Each peak of the erase voltage pulses 5 indicates 30 pulses with a duration of 1 ms. A small read voltage 9 were applied appropriately in intervals of 10 s in order to read information. This read voltage 9 is smaller in magnitude than the different voltage pulses 5, 6, 7, 8 applied for switching to different states 1, 2, 3, 4.

Fig. 4b shows the current generated by the different voltage pulses 5, 6, 7, 8 and Fig. 4c the current readout enlargement of Fig. 4b. Different states 1, 2, 3, 4 corresponding to different ohmic resistances can be clearly derived from Fig. 4c. The ohmic resistance of the region 14 of the second memory device can be regarded as 'high' after one erase pulse 5 has been applied, that means that the second memory device then stores a high ohmic state, also referred to as first state 1. Conversely, each low write pulse 6 leads to a second state 2, each medium write pulse 7 leads to a third state 3, and each high write pulse 8 leads to a fourth state 4 whereby this fourth state 4 is the lowest ohmic state. The second state 2 and the third state 3 are in-between the high ohmic and the lowest ohmic state. As can be seen in Fig. 4a erase pulses 5 were applied between the write

pulses 6, 7, 8 to switch respectively from the second state 2, the third state 3, or the fourth state 4 to the first state 1.

With each of the different states 1, 2, 3, 4 a corresponding logical value can be associated, e.g., the first state 1 corresponds to logical '00', the second state 2 corresponds to logical '01', the third state 3 corresponds to logical '10' and the fourth state 4 corresponds to logical '11', representing a 2 bit memory cell. In general, more states are possible than the depicted four different states 1, 2, 3, 4.

The erase voltage pulses 5 are here negative voltage pulses whereas the write pulses 6, 7, 8 are positive pulses. Basically, before a memory device is used the first time, an initializing voltage should be applied to polarize this device. Depending on this polarization the erase voltage pulses might either be positive and the write pulses negative or the erase voltage pulses are negative and the write pulses are positive.

It shows advantageously, if each of the erase pulses 5 has an equal or smaller magnitude of the amplitude of the write pulses 6, 7, 8.

Contrary to the example, the erase pulses 5 can have different amplitudes for switching directly from the fourth state 4 to the different states 3, 2, 1 having higher ohmic resistance. That means, in particular, for switching from a low ohmic state, that here is the fourth state 4, to a higher ohmic state, e.g. the third state 3, the second state 2, or even the first state 1, the erase pulses 5 have an adapted step-like increased amplitude. Also possible in such a way is a switching from the fourth state 4 directly to the second state 2.

25

The switching behavior of the multilevel memory device was investigated and tested at 77 K, whilst the same switching behavior can be realized at room temperature.

Fig. 5a to 5h show results of measurements over an extended time period on another microelectronic device, a third memory device. This third memory device has the same structure as the second memory device as described above with the exception that the top electrode 12 comprises Au.

In general, within the uppermost row of figures the applied voltages are depicted whilst in the bottom row of figures the resulting current readouts are shown. Fig. 5a indicates two erase pulses 5 and three write pulses 6, each of a duration of 1 μ s and applied in 5 intervals of 1 min. The current readout with the corresponding states 1, 2 are depicted in Fig. 5b. A third positive write pulses 6 on the 28.4.99 led to a switch from the first state 1 to the second state 2, as can be seen from the figures. After that, the third memory device was stored without any power connection and not used for a longer period of time. Fig. 5c and 5d indicate unperiodical measurements within a time period 10 of two month, whereby the measuring dates are listed in Fig. 5d. More particular, Fig. 5c indicates the read voltage pulses 9 whereas Fig. 5d depicts the current readout result. The result shows that the second state 2 was stored over a longer period of time and thus the third memory device can be regarded as non-volatile for this time period. Fig. 5e shows further write and erase pulses, respectively, and Fig. 5f the resulting 15 states. Finally, Fig. 5g and 5h indicates further unperiodical measurements within a time period of three month, whereby the measuring dates are named in Fig. 5h. On one hand Fig. 5g depicts the read voltage pulses 9 again whereas on the other hand Fig. 5h shows the resulting current readout. The measurements show again that the last information stored in the third memory device was stored over a longer period of time 20 without any decay.

With reference to Fig. 6 a schematic circuit diagram representing the arrangement of a 4-bit-memory circuit is shown.

25 Four microelectronic devices 10, also referred to as memory cells 10, are arranged linearly in order to represent the 4-bit-memory circuit addressed via an address line 28 by a decoder 30 the outputs of which are connected to a respective top electrode 16, as shown in Fig. 1. The base electrodes 22 thereof are each connected to ground. A write, erase, or read voltage pulse can be applied to a selected memory cell 10 through a bias 30 line 32. The different memory cells output current is evaluated through the output line 34.

In a similar way a matrix like arrangement can be achieved by connecting the base electrodes 22 of a row of the memory cells 10 with a further decoder.

It is obvious that the arrangement of the particular components 12, 14, 16, 18 of the capacitor-like structure on a chip, as shown in Fig. 1, will be adapted to the requirements imposed by the specific integration level which is intended to be achieved with the chip. A broad spectrum of different architectures can thus be realized.

Beside the capability of the memory cells 10 described above to store information it is possible to use a system comprising an doped capacitor-like structure as an active switching element in electric or electronic circuits.

In this area of interest a switching operation is not restricted to a specific resistance value. Devices having a resistance of some Mega Ohms can be operated at a voltage between 1 Volt and 5 Volt for writing and erasing and at a voltage between 0.05 Volt and 0.5 Volt for reading. Devices having a smaller resistance can also be operated, however at different voltages.

Further, the present concept is suitable for an application of the substance for constructing EEPROMs (Electrically Erasable Programmable Read Only Memories), logic gates as e.g. AND gates, OR-gates, tunable capacitors and further complex logic circuits.

Particularly, when silicon (Si) or other semiconductor substrates are taken as substrate material instead of strontium titanate the current prior art semiconductor materials can be grown on the substrate thus providing the ability to join conventional semiconductor technology with the memory cells or switching elements, respectively, of the present concepts.

In the foregoing specification the invention has been described with reference to a specific exemplary embodiment thereof. It will, however, be evident that various modifications particularly relative to the application of a large variety of different

substances as they are mentioned in the appended claims may be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims.

- 5 The specification and drawings are accordingly to be regarded as illustrative rather than in a restrictive sense.

In particular the thickness of the region 14 as well as the lateral dimensions of a memory cell and the applied bias voltages or bias currents, respectively, can be varied
10 as it is required by any specific purpose imposed by any of a plurality of varying chip designs.

Also the material selection for the bottom electrode can be varied as well. A simple metal like platinum (Pt) is suited as well.

15

Also for the top electrode the material can be varied as well. Au, Pt are suited materials, but principally, all metals and conducting oxides are suited materials for both, top and bottom electrodes.

CLAIMS

1. A microelectronic device having a region (14) between electrodes (12, 16) with switchable ohmic resistance, wherein the ohmic resistance in said region (14) is reversibly switchable between different states (1, 2, 3, 4) by applying different voltage pulses (5, 5.1, 6, 6.1, 7, 8) leading to said different states (1, 2, 3, 4) and wherein said region (14) is made of a substance comprising components A_x, B_y, and oxygen O_z, in which substance said component A is a member of Alkaline metals (group IA), or Alkaline Earth metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium, said component B is a transition metal being member of one of the groups IB to VIII, or a member of one of the groups IIIA, IVA, VA, said substance comprises a dopant of one of or a combination of different transition metals, the total dopant amount being larger than 0% and smaller than 5%.
2. The microelectronic device according to claim 1, wherein the ohmic resistance in the region (14) is switchable between at least a first state (1) of the different states and a second state (2) of the different states by applying to the electrodes (12, 16) a first voltage pulse (5.1) of the different voltage pulses for switching from said second state (2) to said first state (1) or a second voltage pulse (6.1) of the different voltage pulses for switching from said first state (1) to said second state (2).
3. The microelectronic device according to claim 2, wherein the ohmic resistance in the first state (1) is higher than in the second state (2) and wherein the first voltage pulse (5.1) of the different voltage pulses for switching to said first state (1) has an opposite sign to the second pulse (6.1) of the different voltage pulses for switching to said second state (2).

4. The microelectronic device according to claim 1, wherein each of the different states (1, 2, 3, 4) is obtainable by an erase pulse (5) for switching the ohmic resistance in the region (14) to a high ohmic state (1) of the different states and/or at least one write pulse (6, 7, 8) for switching from said high ohmic state (1) to a lower ohmic state (2, 3, 4) of the different states .
5. The microelectronic device according to claim 4, wherein the erase pulse (5) has different amplitudes for switching to one of the lower ohmic states (2, 3, 4).
6. The microelectronic device according to one of claims 1 to 4, wherein the different states (1, 2, 3, 4) are readable by a read voltage (9) smaller in magnitude than the different voltage pulses (5, 5.1, 6, 6.1, 7, 8) applied for switching to the different states (1, 2, 3, 4).
7. The microelectronic device according to claim 1 being usable as a capacitor-like structure, wherein the region (14) represents a dielectric.
8. The microelectronic device according to claim 1, whereby a specific ohmic resistance of the region (14) related to one of the different states (1, 2, 3, 4) remains after one of the different voltage pulses (5, 5.1, 6, 6.1, 7, 8) that leads to said specific ohmic resistance has been applied to the electrodes (12, 16).
9. The microelectronic device according to one of the preceding claims being able to store digital information that is representable by different values in ohmic resistance of the region (14), thereby preferably storing two or more bits as digital information.
10. The microelectronic device according to claim 1, in which the combinations of indices x, y and z of the substance are definable by
- $x = n + 2, y = n + 1, z = 3n + 4$, with $n = 0, 1, 2, 3$; or
- $x = n + 1, y = n + 1, z = 3n + 5$, with $n = 1, 2, 3, 4$.

11. The microelectronic device according to claim 1, in which the combinations of indices x, y and z of the substance are definable by either of:

$x = 1, y = 1, z = 1$, and one of the indices x or y being 0; or

$x = n, y = n, z = n + 1$, with $n = 1$ or 2 and one of the indices x or y being 0; or

5 $x = n, y = n, z = 2n + 1$, with $n = 2$ and one of the indices x or y being 0.

12. The microelectronic device according to claim 1, in which the combinations of indices x, y and z of the substance are definable by

$x = n, y = n, z = 3n$, with $n = 1$, or 2, or 3; or

10 $x = n + 1, y = n, z = 4n + 1$, with $n = 1$, or 2.

13. The microelectronic device according to claim 1, comprising a dopant of Chromium or Vanadium at an amount larger than 0% and smaller than 5%, preferably about 0.2%.

15

14. The microelectronic device according to claim 1, wherein at least one of the components A_x or B_y of the substance comprises a combination of elements out of one group or out of several of the corresponding groups of A, and B, respectively.

20 15. The microelectronic device according to claim 11, wherein the substance is present in the form of a superlattice made by a combination of structural unit cells and/or sub-unit cells.

16. The microelectronic device according to claim 10 or 12, wherein the substance is
25 present in the form of a superlattice made by a combination of structural unit cells and/or sub-unit cells having each a different n, said structural unit cells and/or sub-unit cells being each a member of a corresponding homologous series.

17. A memory cell arrangement comprising a microelectronic device according to one
30 of the preceding claims 1 to 16.

18. A semiconductor device comprising a microelectronic device according to one of the preceding claims 1 to 16.

19. A method for writing information into a memory cell arrangement according to
5 claim 17 comprising the step of:

applying one voltage pulse of the different voltage pulses (5, 6, 7, 8) to the electrodes (12, 16) of said memory cell arrangement for writing information into it.

20. The method according to claim 19, wherein the ohmic resistance in the region (14)
10 is switched between at least a first state (1) of the different states and a second state (2) of the different states by applying to the electrodes (12, 16) a first voltage pulse (5.1) of the different voltage pulses for switching from said second state (2) to said first state (1) or a second voltage pulse (6.1) of the different voltage pulses for switching from said first state (1) to said second state (2).

15 21. The method according to claim 20, wherein the ohmic resistance in the first state (1) is higher than in the second state (2) and wherein the first voltage pulse (5.1) for switching to said first state (1) has an opposite sign to the second voltage pulse (6.1) for switching to said second state (2).

20 22. The method according to claim 19, wherein each of the different states (1, 2, 3, 4) are obtained by an erase pulse (5) for switching the ohmic resistance in the region (14) to a high ohmic state (1) of the different states and/or at least one write pulse (6, 7, 8) for switching from said high ohmic state (1) to a lower ohmic state
25 (2, 3, 4) of the different states corresponding to said write pulse (6, 7, 8).

23. The method according to claim 22, wherein the erase pulse (5) has different amplitudes for switching to one of the lower ohmic states (2, 3, 4).

24. A method for reading information out of a memory cell arrangement according to claim 17 comprising the steps of:
 applying a read voltage (9) to said memory cell arrangement and
 associating with this information a value of current flowing through said memory
 cell arrangement; or
 applying a current pulse to said memory cell arrangement and
 associating with this information a value of voltage appearing between the
 electrodes (12, 16) of said memory cell arrangement.
25. Use of a substance comprising components A_x , B_y , and oxygen O_z , for making a
 region (14) having a switchable ohmic resistance within a capacitor-like structure,
 in which substance
 said component A is a member of Alkaline metals (group IA), or Alkaline Earth
 metals (group IIA), or Rare Earth elements, or Scandium, or Yttrium,
 said component B is a transition metal being member of one of the groups IB to
 VIII, or a member of one of the groups IIIA, IVA, VA,
 said substance comprises a dopant of one of or a combination of different transition
 metals, the total dopant amount being larger than 0% and smaller than 5%.
26. Use of a substance according to the preceding claim, whereby the combinations of
 indices x, y and z are defined by
 $x = n + 2$, $y = n + 1$, $z = 3n + 4$, with $n = 0, 1, 2, 3$; or
 $x = n + 1$, $y = n + 1$, $z = 3n + 5$, with $n = 1, 2, 3, 4$; or
 being defined by either of:
 $x = 1$, $y = 1$, $z = 1$, and one of the indices x or y being 0, or
 $x = n$, $y = n$, $z = n + 1$, with $n = 1$ or 2 and one of the indices x or y being 0, or
 $x = n$, $y = n$, $z = 2n + 1$, with $n = 2$ and one of the indices x or y being 0; or
 being defined by
 $x = n$, $y = n$, $z = 3n$, with $n = 1$, or 2, or 3; or
 $x = n + 1$, $y = n$, $z = 4n + 1$, with $n = 1$, or 2.




Fig. 1

2/6

Fig. 2a




Fig. 2b





Fig. 2c



3/6







Fig. 4a




Fig. 4b














Fig. 4c



Au
 SrZrO_3 (0.2%Cr)
 SrRuO_3
 SrTiO_3
 $A = 0.25\text{mm}^2$
 $t = 300\text{nm}$



6/6

**Fig. 6**

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

09/913723

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

MICROELECTRONIC DEVICE FOR STORING INFORMATION AND METHOD THEREOF

the specification of which (check one)

 is attached hereto.

X was filed on January 17, 2000 as United States Application Number

or PCT International Application Number PCT/IB00/00043

and was amended on February 6, 2001 (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, '119(a)-(d) or '365(b) of any foreign application(s) for patent or inventor's certificate, or '365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application, having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority Claimed

PCT/IB00/00043 (Number)	WIPO (Country)	17/FEBRUARY/1999 (Day/Month/Year Filed)	<u>X</u> Yes <u> </u> No
<u> </u>	<u> </u>	<u> </u>	<u> </u> Yes <u> </u> No
<u> </u>	<u> </u>	<u> </u>	<u> </u> Yes <u> </u> No

I hereby claim the benefit under 35 U.S.C. '119(e) of any United States provisional application(s) listed below.

(Application Number)	(Filing Date)
<u> </u>	<u> </u>
<u> </u>	<u> </u>

I hereby claim the benefit under 35 U.S.C. '120 of any United States Application(s), or '365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States, or PCT International application in the manner provided by the first paragraph of 35 U.S.C. '112, I acknowledge the duty to disclose information material to the patentability of this application as defined in 37 CFR '1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
<u> </u>	<u> </u>	<u> </u>
<u> </u>	<u> </u>	<u> </u>

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number).

Manny W. Schecter (Reg. 31,722), Lauren C. Bruzzone (Reg. 35,082), Christopher A. Hughes (Reg. 26,914), John E. Hoel (Reg. 26,279), Joseph C. Redmond, Jr. (Reg. 18,753), Stephen C. Kaufman (Reg. 29,551), Robert M. Trepp (Reg. 25,933), Louis P. Herzberg (Reg. 41,500), Daniel P. Morris (Reg. 32,053), Paul J. Otterstedt (Reg. 37,411), Louis J. Percello (Reg. 33,206), Douglas W. Cameron (Reg. 31,596), Marian Underweiser (Reg. 46,134), Richard M. Ludwin (Reg. 33,010), Marc A. Ehrlich (Reg. 39,966), Robert P. Tassinari (Reg. No. 36,030), Derek S. Jennings (Reg. No. 41,473), Gail Zarick (Reg. 43,303) and Timothy M. Farrell (Reg. No. 37,321).

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATIONSend Correspondence to: Derek S. Jennings, Intellectual Property Law Dept.IBM Corporation, P.O. Box 218, Yorktown Heights, New York 10598Direct Telephone Calls to: (name and telephone number) Derek S. Jennings - (914) 945-2144Armin Beck

Full name of sole or first inventor

26. 9. 2001

Inventor's Signature

Date

Alte Steinacherstrasse 25, CH-8804 Au, Switzerland
Residence

CHX

Germany
CitizenshipSame as above.
Post Office AddressJohannes G.
Georg Bednorz

Full name of second joint-inventor, if any

4.10. 2001

Inventor's signature

Date

Herschaerenstrasse 89, CH-8633 Wolfhausen, Switzerland
Residence

CHX

Germany
CitizenshipSame as above.
Post Office AddressChristoph Gerber

Full name of third joint-inventor, if any

4 Oct 2001

Inventor's signature

Date

Im Gruet 2, CH-8805 Richterswil, Switzerland
Residence

CHX

Switzerland
CitizenshipSame as above.
Post Office Address

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

Christophe P. Rossel

Full name of fourth joint-inventor, if any

Inventor's Signature

Date

4 Oct 2001

Im Langacher 25, CH-8805 Richterswil, Switzerland
Residence

Switzerland
Citizenship

Same as above.
Post Office Address

Full name of fifth joint inventor, if any

Inventor's Signature

Date

Residence

Citizenship

Same as above.
Post Office Address

Full name of sixth joint-inventor, if any

Inventor's signature

Date

Residence

Citizenship

Same as above.
Post Office Address